19-4438; Rev 0; 1/09
KIT
ATION
EVALU
BLE
AVAILA
Dual-Phase, Quick-PWM Controller
for IMVP6+ CPU Core Power Supplies
General Description
Features
o
Dual-/Single-Phase Interleaved Quick-PWM
Controller
o
±0.5% V
OUT
Accuracy Over Line, Load, and
Temperature
o
7-Bit IMVP6+ DAC
o
Dynamic Phase Selection Optimizes Active/Sleep
Efficiency
o
Transient Phase Overlap Reduces Output
Capacitance
o
Active Voltage Positioning with Adjustable Gain
o
Accurate Lossless Current Balance
o
Accurate Droop and Current Limit
o
Remote Output and Ground Sense
o
Adjustable Output Slew-Rate Control
o
Power-Good Window Comparator
o
Power Monitor
o
Programmable Thermal-Fault Protection
o
Phase Fault Output (PHASEGD)
o
Drives Large Synchronous Rectifier FETs
o
4.5V to 26V Battery Input Range
o
Output Overvoltage and Undervoltage Protection
o
Soft-Startup and Soft-Shutdown
o
Integrated Boost Switches
o
Low-Profile 7mm x 7mm, 48-Pin TQFN Package
MAX17410
The MAX17410 is a 2-/1-phase interleaved Quick-
PWM™ step-down VID power-supply controller for
notebook IMVP6+ CPUs. True out-of-phase operation
reduces input ripple current requirements and output
voltage ripple while easing component selection and
layout difficulties. The Quick-PWM control scheme pro-
vides instantaneous response to fast load current
steps. Active voltage positioning reduces power dissi-
pation and bulk output capacitance requirements and
allows ideal positioning compensation for tantalum,
polymer, or ceramic bulk output capacitors.
The MAX17410 is intended for two different CPU core
applications: either bucking down the battery directly to
create the core voltage, or bucking down the +5V sys-
tem supply. The single-stage conversion method allows
this device to directly step down high-voltage batteries
for the highest possible efficiency. Alternatively, 2-stage
conversion (stepping down the +5V system supply
instead of the battery) at higher switching frequency
provides the minimum possible physical size.
A slew-rate controller allows controlled transitions
between VID codes. A thermistor-based temperature
sensor provides programmable thermal protection. A
power monitor provides a buffered analog voltage out-
put proportional to the power delivered to the load.
The MAX17410 is available in a 48-pin, 7mm x 7mm
TQFN package.
Applications
IMVP6+ Core Supply
PGND1
BST1
DH1
DL1
V
DD
LX1
Pin Configuration
BST2
DH2
N.C.
DL2
LX2
Multiphase CPU Core Supply
Voltage-Positioned, Step-Down Converters
Notebook/Desktop Computers
TOP VIEW
36 35 34 33 32 31 30 29 28 27 26 25
D0
D1
D2
D3
D4
37
38
39
40
41
42
43
44
45
46
47
48
1
PWRGD
2
PSI
3
PMON
4
THRM
5
VRHOT
6
NTC
7
PHASEGD
8
PGDIN
9
FB
10 11 12
SGND
TIME
VPS
24
23
22
21
20
19
CSP1
CSP2
V
CC
GND
IN
CSPAVG
CSN1
CSN2
CCI
GNDS
OUTS
ILIM
Ordering Information
PART
TEMP RANGE
PIN-PACKAGE
MAX17410GTM+
-40°C to +105°C
48 TQFN-EP*
+Denotes
a lead(Pb)-free/RoHS-compliant package.
D5
D6
SHDN
DPRSLPVR
DPRSTP
CLKEN
V3P3
MAX17410
PGND2
18
17
16
15
14
13
*EP
= Exposed pad.
Quick-PWM is a trademark of Maxim Integrated Products, Inc.
THIN QFN
________________________________________________________________
Maxim Integrated Products
1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.
Dual-Phase, Quick-PWM Controller
for IMVP6+ CPU Core Power Supplies
MAX17410
ABSOLUTE MAXIMUM RATINGS
V
CC
, V
DD
, V3P3 to GND ...........................................-0.3V to +6V
D0–D6,
PSI,
DPRSLPVR,
DPRSTP
to GND ..............-0.3V to +6V
CSPAVG, CSP_, CSN_, ILIM to GND .......................-0.3V to +6V
PWRGD, PHASEGD,
VRHOT
to GND ......................-0.3V to +6V
FB, OUTS, CCI, TIME, PMON to GND........-0.3V to (V
CC
+ 0.3V)
PGDIN, NTC, THRM to GND ......................-0.3V to (V
CC
+ 0.3V)
CLKEN
to GND..........................................-0.3V to (V
3P3
+ 0.3V)
VPS to OUTS .........................................................-0.3V to +0.3V
SHDN
to GND (Note 1)...........................................-0.3V to +30V
IN to GND ...............................................................-0.3V to +30V
GNDS, SGND, PGND_ to GND .............................-0.3V to +0.3V
DL_ to GND ................................................-0.3V to (V
DD
+ 0.3V)
BST_ to V
DD
............................................................-0.3V to +30V
LX_ to BST_ ..............................................................-6V to +0.3V
DH_ to LX_ ...............................................-0.3V to (V
BST
- +0.3V)
Continuous Power Dissipation (48-pin, 7mm x 7mm TQFN)
Up to +70°C ..............................................................2222mW
Derating Above +70°C ..........................................27.8mW/°C
Operating Temperature Range .........................-40°C to +105°C
Junction Temperature ......................................................+150°C
Storage Temperature Range .............................-65°C to +165°C
Lead Temperature (soldering, 10s) .................................+300°C
Note 1:
SHDN
may be forced to 12V for the purpose of debugging prototype breadboards using the no-fault test mode.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
ELECTRICAL CHARACTERISTICS
(Circuit of Figure 1, V
IN
= 10V, V
CC
= V
DD
= V
SHDN
= V
PGDIN
= V
PSI
= V
ILIM
= 5V, V
V3P3
= 3.3V, V
DPRSLPVR
= V
DPRSTP
= V
GNDS
=
V
PGND_
= 0, CSPAVG = CSP_ = CSN_ = OUTS = 1.0000V, R
FB
= 3.57kΩ from FB to VPS, [D6–D0] = [0101000];
T
A
= 0°C to +85°C,
unless otherwise noted. Typical values are at T
A
= +25°C.)
PARAMETER
PWM CONTROLLER
V
CC
, V
DD
Input Voltage Range
V3P3
IN
Measured at FB with
respect to GNDS,
includes
load
regulation error
(Note 2)
DAC codes from
0.8125V to 1.5000V
DAC codes from
0.3750V to 0.8000V
DAC codes from
0 to 0.3625V
4.5
3.0
4.5
-0.5
-7
-20
1.192
V
CC
= 4.5V to 5.5V, V
IN
= 4.5V to 26V
VPS floating, T
A
= +25°C
-0.1
3.5
-200
A
GNDS
I
GNDS
V
TIME
V
OUT
/ V
GNDS
V(OUTS, GNDS) = 1.0V
R
TIME
= 71.5k
0.97
-15
1.985
1.00
-10
2.000
10
2.5
+200
1.03
-4
2.015
mV
V/V
μA
V
1.200
0.1
+0.1
40
5.5
3.6
26
+0.5
+7
mV
+20
1.209
V
%
μA
%
V
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
DC Output Voltage Accuracy
V
OUT
Boot Voltage
Line Regulation Error
OUTS Input Bias Current
OUTS-to-VPS Resistance
SGND-to-AGND Resistance
GNDS Input Range
GNDS Gain
GNDS Input Bias Current
TIME Regulation Voltage
V
BOOT
2
_______________________________________________________________________________________
Dual-Phase, Quick-PWM Controller
for IMVP6+ CPU Core Power Supplies
ELECTRICAL CHARACTERISTICS (continued)
(Circuit of Figure 1, V
IN
= 10V, V
CC
= V
DD
= V
SHDN
= V
PGDIN
= V
PSI
= V
ILIM
= 5V, V
V3P3
= 3.3V, V
DPRSLPVR
= V
DPRSTP
= V
GNDS
=
V
PGND_
= 0, CSPAVG = CSP_ = CSN_ = OUTS = 1.0000V, R
FB
= 3.57kΩ from FB to VPS, [D6–D0] = [0101000];
T
A
= 0°C to +85°C,
unless otherwise noted. Typical values are at T
A
= +25°C.)
PARAMETER
SYMBOL
R
TIME
= 71.5k
CONDITIONS
(12.5mV/μs nominal)
R
TIME
= 35.7k (25mV/μs nominal) to
178k (5mV/μs nominal)
TIME Slew-Rate Accuracy
Soft-start and soft-shutdown: R
TIME
=
35.7k (3.125mV/μs nominal) to 178k
(0.625mV/μs nominal)
Slow: V
DPRSTP
= V
DPRSLPVR
= 5V,
1/4 normal slew rate, R
TIME
= 35.7k
(6.25mV/μs nominal) to 178k (1.25mV/μs
nominal)
On-Time Accuracy
Minimum Off-Time
BIAS CURRENTS
Quiescent Supply Current (V
CC
)
Quiescent Supply Current (V
DD
)
Quiescent Supply Current (V3P3)
Quiescent Supply Current (IN)
Shutdown Supply Current (V
CC
)
Shutdown Supply Current (V
DD
)
Shutdown Supply Current (V3P3)
Shutdown Supply Current (IN)
FAULT PROTECTION
Skip mode after output reaches the
regulation voltage or PWM mode, measured
at FB with respect to the voltage target set
by the VID code (see Table 4)
Soft-start, soft-shutdown, skip mode, and
output has not reached the regulation
voltage; measured at FB
Minimum OVP threshold; measured at FB
Output Overvoltage-
Propagation Delay
t
OVP
FB forced 25mV above trip threshold
I
CC
I
DD
I
3P3
I
IN
I
CC,SDN
I
DD,SDN
I
3P3,SDN
I
IN,SDN
Measured at V
CC
, V
DPRSLPVR
= 5V, FB
forced above the regulation point
Measured at V
DD
, V
DPRSLPVR
= 0, FB forced
above the regulation point, T
A
= +25°C
Measured at V3P3, FB forced within the
CLKEN
power-good window, T
A
= +25°C
Measured at IN, V
IN
= 10V
Measured at V
CC
,
SHDN
= GND, T
A
= +25°C
Measured at V
DD
,
SHDN
= GND, T
A
= +25°C
Measured at V3P3,
SHDN
= GND, T
A
= +25°C
Measured at IN, V
IN
= 26V,
SHDN
= GND,
V
CC
= 0V or 5V, T
A
= +25°C
3
0.02
0.01
15
0.01
0.01
0.01
0.01
6
1
1
25
1
1
1
0.1
mA
μA
μA
μA
μA
μA
μA
μA
t
ON
t
OFF(MIN)
V
IN
= 10V, V
FB
= 1.0V, V
CCI
= (1.0V +
V
DIODE
), measured at DH_, 300kHz per
phase nominal (Note 3)
Measured at DH_ (Note 3)
MIN
-10
-15
TYP
MAX
+10
+15
UNITS
MAX17410
-16
+30
%
-12
+25
300
333
300
366
375
ns
ns
250
300
350
mV
Output Overvoltage-
Protection Threshold
V
OVP
1.75
1.80
0.8
10
1.85
V
μs
_______________________________________________________________________________________
3
Dual-Phase, Quick-PWM Controller
for IMVP6+ CPU Core Power Supplies
MAX17410
ELECTRICAL CHARACTERISTICS (continued)
(Circuit of Figure 1, V
IN
= 10V, V
CC
= V
DD
= V
SHDN
= V
PGDIN
= V
PSI
= V
ILIM
= 5V, V
V3P3
= 3.3V, V
DPRSLPVR
= V
DPRSTP
= V
GNDS
=
V
PGND_
= 0, CSPAVG = CSP_ = CSN_ = OUTS = 1.0000V, R
FB
= 3.57kΩ from FB to VPS, [D6–D0] = [0101000];
T
A
= 0°C to +85°C,
unless otherwise noted. Typical values are at T
A
= +25°C.)
PARAMETER
Output Undervoltage-
Protection Threshold
Output Undervoltage-
Propagation Delay
CLKEN
Startup Delay and
Boot Time Period
PWRGD Startup Delay
SYMBOL
V
UVP
t
UVP
t
BOOT
CONDITIONS
Measured at FB with respect to the voltage
target set by the VID code; see Table 4
FB forced 25mV below trip threshold
Measured from the time when FB reaches
the boot target voltage (Note 2)
Measured at startup from the time when
CLKEN
goes low
Measured at FB with
respect to the voltage
target set by the VID
code; see Table 4,
20mV hysteresis (typ)
Lower threshold,
falling edge
(undervoltage)
Upper threshold,
rising edge
(overvoltage)
20
3
MIN
-450
TYP
-400
10
60
6.5
100
10
MAX
-350
UNITS
mV
μs
μs
ms
-350
-300
-250
mV
CLKEN
and PWRGD Threshold
+150
+200
+250
CLKEN
and PWRGD Delay
PHASEGD Delay
CLKEN,
PWRGD, and PHASEGD
Transition Blanking Time
(VID Transitions)
PHASEGD Transition Blanking
Time (Phase 2 Enable Transitions)
CLKEN
Output Low Voltage
CLKEN
Output High Voltage
PWRGD, PHASEGD Output
Low Voltage
PWRGD, PHASEGD Leakage
Current
CSN_ Pulldown Resistances
in Shutdown
V
CC
Undervoltage-Lockout
Threshold
THERMAL PROTECTION
THRM, NTC Pullup Current
Ratio of NTC Pullup Current to
THRM Pullup Current
V
UVLO(VCC)
FB forced 25mV outside the PWRGD trip
thresholds
V(CCI, FB) forced 25mV outside trip
thresholds
t
BLANK
Measured from the time when FB reaches
the target voltage (Note 2)
Number of DH2 pulses for which PHASEGD
is blanked after phase 2 is enabled
Low state, I
SINK
= 3mA
High state, I
SOURCE
= 3mA
Low state, I
SINK
= 3mA
High-impedance state; PWRGD, PHASEGD
forced to 5V; T
A
= +25°C
SHDN
= 0, measured after soft-shutdown
completed (DL = low)
Rising edge, 65mV typical hysteresis,
controller disabled below this level
4.05
V3P3 -
0.4
10
10
μs
μs
20
μs
32
0.4
Pulses
V
V
0.4
1
V
μA
10
4.27
4.48
V
I
THRM,
I
NTC
V
THRM
= V
NTC
= 1V
I
NTC
/I
THRM
V
THRM
= V
NTC
= 1V
40
0.995
50
1
60
1.025
μA
μA/μA
4
_______________________________________________________________________________________
Dual-Phase, Quick-PWM Controller
for IMVP6+ CPU Core Power Supplies
ELECTRICAL CHARACTERISTICS (continued)
(Circuit of Figure 1, V
IN
= 10V, V
CC
= V
DD
= V
SHDN
= V
PGDIN
= V
PSI
= V
ILIM
= 5V, V
V3P3
= 3.3V, V
DPRSLPVR
= V
DPRSTP
= V
GNDS
=
V
PGND_
= 0, CSPAVG = CSP_ = CSN_ = OUTS = 1.0000V, R
FB
= 3.57kΩ from FB to VPS, [D6–D0] = [0101000];
T
A
= 0°C to +85°C,
unless otherwise noted. Typical values are at T
A
= +25°C.)
PARAMETER
VRHOT
Trip Threshold
VRHOT
Delay
VRHOT
Output On-Resistance
VRHOT
Leakage Current
Thermal-Shutdown Threshold
T
SHDN
SYMBOL
CONDITIONS
Measured at NTC with respect to THRM,
V
THRM
= 1V, falling edge; typical
hysteresis = 100mV
t
VRHOT
V
NTC
forced 25mV below V
THRM
, V
THRM
=
1V, falling edge
High-impedance state,
VRHOT
forced to 5V,
T
A
= +25°C
Typical hysteresis = 15°C
V
TIME
- V
ILIM
= 100mV
V
LIMIT
V
CSP_
- V
CSN_
V
TIME
- V
ILIM
= 500mV
ILIM = V
CC
Current-Limit Threshold Voltage
(Negative) Accuracy
Current-Limit Threshold Voltage
(Zero Crossing)
CSPAVG, CSP_, CSN_
Common-Mode Input Range
Phase 2 Disable Threshold
CSPAVG, CSP_, CSN_
Input Current
ILIM Input Current
Droop Amplifier Offset
Droop Amplifier
Transconductance
G
m(FB)
Measured at CSP2
I
CSPAVG
,
T
A
= +25°C
I
CSP_
, I
CSN_
I
ILIM
T
A
= +25°C
[V
CSPAVG
- (V
CSN1
+
V
CSN2
)/2] at I
FB
= 0
T
A
= +25°C
T
A
= 0°C to +85°C
V
LIMIT(NEG)
V
CSP_
- V
CSN_
, nominally -125% of V
LIMIT
V
ZERO
V
AGND
- V
LX_
, DPRSLPVR = 5V
0
3
-0.2
-0.1
-0.5
-0.75
1.180
1.2
V
CC
-
1
7
45
20
-4
1
2
V
CC
-
0.4
+0.2
+0.1
+0.5
+0.75
1.216
+160
10
50
22.5
13
55
25
+4
mV
mV
V
V
μA
μA
mV
mS
mV
MIN
-12
TYP
MAX
+12
UNITS
mV
MAX17410
10
2
8
1
μs
R
ON(VRHOT)
Low state
μA
°C
VALLEY CURRENT LIMIT, DROOP, CURRENT BALANCE, AND CURRENT MONITOR
Current-Limit Threshold Voltage
(Positive)
I
FB
/ [V
CSPAVG
- (V
CSN1
+ V
CSN2
)/2], V
FB
=
V
CSN_
= 0.45V to 1.5V
[V
CSPAVG
- (V
CSN1
+
V
CSN2
)/2] = 15mV,
V(TIME, ILIM) = 225mV
[V
CSPAVG
- (V
CSN1
+
V
CSN2
)/2] = 15mV,
V(TIME, ILIM) = 500mV
Power Monitor Output Voltage for
Typical HFM Conditions
V
PMON
V(OUTS, GNDS) =
1.200V, I
PMON
=
0μA
1.65
1.7
1.743
V
0.738
0.765
0.792
Power Monitor Gain Referred to
Output Voltage V(OUTS, GNDS)
Power Monitor Gain Referred to
[V
CSPAVG
- (V
CSN1
+ V
CSN2
)/2]
A
PMON/
V
OUT
A
PMON/
V
CS
[V
CSPAVG
- (V
CSN1
+ V
CSN2
)/2] = 15mV,
V(TIME, ILIM) = 225mV, I
PMON
= 0μA
V(CSN, GNDS) = 1.200V, V(TIME, ILIM) =
225mV, I
PMON
= 0μA
1.375
104
1.4167
113.33
1.452
123
V/V
V/V
_______________________________________________________________________________________
5
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
