Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Package Information
SOT23-5
PACKAGE CODE
Outline Number
Land Pattern Number
Thermal Resistance, Single-Layer Board:
Junction to Ambient (θ
JA
)
Junction to Case (θ
JC
)
Thermal Resistance, Multi-Layer Board:
Junction to Ambient (θ
JA
)
Junction to Case (θ
JC
)
255.9°C/W
81°C/W
324.3°C/W
82°C/W
21-0057
90-0174
U5+2/U5+2A
For the latest package outline information and land patterns (footprints), go to
www.maximintegrated.com/packages.
Note that a “+”,
“#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing
pertains to the package regardless of RoHS status.
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board.
For detailed information on package thermal considerations, refer to
www.maximintegrated.com/thermal-tutorial.
www.maximintegrated.com
Maxim Integrated │
2
MAX6316–MAX6322
5-Pin μP Supervisory Circuits with
Watchdog and Manual Reset
Electrical Characteristics
PARAMETER
Operating Voltage Range
Supply Current
(V
CC
= 2.5V to 5.5V, T
A
= -40°C to +125°C, unless otherwise noted. Typical values are at T
This example uses GPIO to light up the LED. The system bus interface supports the AMBA3.0 AHB-Lite protocol. This bus is an open on-chip bus standard proposed by ARM. It is independent of the processo...
I have a blackberry tablet palybook 32g notebook, which I bought from someone else 6 years ago. I remember that it was quite easy to use at that time. From time to time, I could download some free dow...
1. Introduction
I received the board a while ago. I've been a bit busy recently, so I took some time tonight to write a review of the environment setup. The environment setup is relatively simple. It ...
This manual is written based on the development environment of Chuanglong TMS320C6748 development board. It provides detailed and reliable process prompts and step-by-step instructions. Precautions ar...
There are two types of RL phase shift circuits: leading phase shift circuit and lagging phase shift circuit. Both of these phase shift circuits utilize the phase characteristics between the current an...
1. UART structure UART2 input clock is PLL1_SYSCLK2, PLL1_SYSCLK2 is PLL1_SYSCLK1 divided by 2, the frequency of PLL1_SYSCLK1 is 456MHz by default, the PLL clock tree is as shown in the figure:(Guide...
XuanTie RISC-V Activity Zone
京公网安备 11010802033920号
EEWORLD
