531MB130M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531MB130M000BGR

531MB130M000BGR: DescriptionLVPECL Output Clock Oscillator, 130MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MB130M000BGR Overview

LVPECL Output Clock Oscillator, 130MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB130M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	130 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

ADT70 internal functional block diagram

Yarn dyeing machine automatic control circuit a

Touch on-off electronic switch circuit diagram

pattern recognition sensor

Bridge type light meter circuit

Simple nickel-cadmium battery charger

RS Ruisen Semiconductor's application in power tools and lithium battery protection boards: RS40N130G is a low-voltage MOS-SGT process product. The unique device structure and chip design of SGT technology improve the durability of the product, reduce the chip area, and achieve the function ...; 瑞森半导体 Industrial Control Electronics

Emitter follower principle and typical circuit: Typical circuit of emitter follower: emitter follower is also called emitter output, which is a typical negative feedback amplifier. In terms of the connection method of the transistor, it is actually...; Jacktang Analogue and Mixed Signal

How to use the standard library time_t time(time_t *seconds)? Is there a difference between the value obtained by the parameter and the return value?: How to use the standard library time_t time(time_t *seconds)?My understanding is that the return value of this function is the same as the parameter, is that correct? Is there a difference between the...; 邦bang MCU

TI's 430 routines have various modules, so read them carefully.: [size=5]TI's 430 routines have various modules. Read them carefully. [/size] [size=5]C programs and IAR programs are available. You can view and use them. For AD timers, communications, flash, etc., r...; fish001 Microcontroller MCU

Techniques for PCB board array vias: (1) Choose a reasonable via size. For multi-layer PCB designs with normal density, it is better to use vias of 0.25mm/0.51mm/0.91mm (drilling/pad/POWER isolation area); for some high-density PCBs, you...; led2015 PCB Design

EEWORLD University ---- Razavi Analog Integrated Circuit Tutorial (English): Razavi Analog Integrated Circuit Tutorial (English) : https://training.eeworld.com.cn/course/5218The Bible of analog circuit design, taught by analog electronics master Razavi himself!Fundamentals Of ...; JFET Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components