EEWORLDEEWORLDEEWORLD

Part Number

Search

WMF128K8-60CC5

Description
Flash, 128KX8, 60ns, CDIP32, 0.600 INCH, HERMETIC SEALED, SINGLE CAVITY, SIDE BRAZED, CERAMIC, DIP-32
Categorystorage    storage   
File Size471KB,14 Pages
ManufacturerWhite Electronic Designs Corporation
Websitehttp://www.wedc.com/
Download Datasheet Parametric View All

WMF128K8-60CC5 Overview

Flash, 128KX8, 60ns, CDIP32, 0.600 INCH, HERMETIC SEALED, SINGLE CAVITY, SIDE BRAZED, CERAMIC, DIP-32

WMF128K8-60CC5 Parametric

Parameter NameAttribute value
MakerWhite Electronic Designs Corporation
package instruction0.600 INCH, HERMETIC SEALED, SINGLE CAVITY, SIDE BRAZED, CERAMIC, DIP-32
Reach Compliance Codeunknown
Maximum access time60 ns
command user interfaceNO
Data pollingYES
JESD-30 codeR-CDIP-T32
length42.4 mm
memory density1048576 bit
Memory IC TypeFLASH
memory width8
Number of functions1
Number of departments/size8
Number of terminals32
word count131072 words
character code128000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize128KX8
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP32,.6
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
power supply5 V
Programming voltage5 V
Certification statusNot Qualified
Maximum seat height5.13 mm
Department size16K
Maximum standby current0.0016 A
Maximum slew rate0.05 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
switch bitYES
typeNOR TYPE
width15.24 mm
Base Number Matches1
White Electronic Designs
WMF128K8-XXX5
128Kx8 MONOLITHIC FLASH, SMD 5962-96690
FEATURES
Access Times of 50*, 60, 70, 90, 120, 150ns
Packaging
• 32 lead, Hermetic Ceramic, 0.400" SOJ (Package
101)
• 32 pin, Hermetic Ceramic, 0.600" DIP (Package
300)
• 32 lead, Flatpack (Package 220)
• 32 lead, Formed Flatpack (Package 221)
• 32 pin, Rectangular Ceramic Leadless Chip
Carrier (Package 601)
100,000 Erase/Program Cycles Minimum
Sector Erase Architecture
• 8 equal size sectors of 16KBytes each
• Any combination of sectors can be concurrently
erased. Also supports full chip erase
Organized as 128Kx8
Commercial, Industrial and Military Temperature
Ranges
5 Volt Programming. 5V ± 10% Supply.
Low Power CMOS
Embedded Erase and Program Algorithms
TTL Compatible Inputs and CMOS Outputs
Page Program Operation and Internal Program
Control Time.
This product is subject to change without notice.
Note: For programming information refer to Flash Programming 1M5 Application Note.
* The access time of 50ns is available in Industrial and Commercial temperature ranges
only.
Pin Configuration For WMF128K8-XXX5
32 DIP
32 CSOJ
32 Flatpack
Pin Configuration For WMF128K8-XCLX5
32 CLCC
Top View
A12
NC
A16
A15
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
V
SS
Top View
WE#
A15
A16
V
CC
NC
V
CC
WE#
NC
A14
A13
A8
A9
A11
OE#
A10
CS#
I/O7
I/O6
I/O5
I/O4
I/O3
I/O1
I/O2
I/O3
I/O4
I/O5
Pin Description
A0-16
I/O0-7
CS#
OE#
WE#
V
CC
V
SS
Address Inputs
Data Input/Output
Chip Select
Output Enable
Write Enable
+5.0V Power
Ground
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
April 2001
Rev. 5
1
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
I/O6
V
SS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
4 3 2 1 32 31 30
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
5
29
6
28
7
27
8
26
9
25
10
24
11
23
12
22
13
21
14 15 16 17 18 19 20
A14
A13
A8
A9
A11
OE#
A10
CS#
I/O7
NC
5. Common Emitter Amplifier Circuit
1. The structure of the triode, the relationship between the currents of each pole of the triode, the characteristic curve, and the amplification conditions. 2. The role of components, the purpose of ...
wang27349715 Analog electronics
CPLD technology and its application.pdf
CPLD technology and its application.pdf...
zxopenljx EE_FPGA Learning Park
FPGA Design and Implementation of HDLC Control Protocol.pdf
FPGA Design and Implementation of HDLC Control Protocol.pdfClear Format...
zxopenljx EE_FPGA Learning Park
【Silicon Labs Development Kit Review 03】+IO/Uart Usage
[i=s]This post was last edited by jone5 on 2021-7-26 00:34[/i]Uart usageI have not yet analyzed the clock tree in depth, but only used Uart and Io. The usage experience of SimplicityStudio-5 is simila...
jone5 Development Kits Review Area
Even if we give the complete set of drawings, Chinese people still cannot build high-end lithography machines?
As a number of chip companies rush to list on the Science and Technology Innovation Board, the basic tools for chip production - domestic lithography machines - have also been successfully pushed to t...
eric_wang Talking
System Verilog 1800-2012 Syntax Manual
Contains two documents: IEEE Standard for Standard SystemC Language Reference Manual IEEE Standard for SystemVerilog—Unified Hardware Design, Specification, and Verification Languagehttps://download.e...
arui1999 Download Centre

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号