S70JL128H
Two Spansion
TM
S29JL064H, 64 Megabit
(8 M x 8-Bit/4 M x 16-Bit)
CMOS 3.0 Volt-only, Simultaneous Read/Write
Flash Memories
PRELIMINARY
Distinctive Characteristics
Architectural Advantages
Simultaneous Read/Write operations
— Data can be continuously read from one bank while
executing erase/program functions in another bank.
— Zero latency between read and write operations
Flexible Bank architecture
— Read may occur in any of the three banks not being
written or erased.
— Four banks may be grouped by customer to achieve
desired bank divisions.
Boot Sectors
— Top and bottom boot sectors in the same device
— Any combination of sectors can be erased
Manufactured on 130 nm process technology
SecSi™ (Secured Silicon) Sector: Extra 256 Byte
sector
—
Factory locked and identifiable:
16 bytes available for
secure, random factory Electronic Serial Number;
verifiable as factory locked through autoselect
function.
—
Customer lockable:
One-time programmable only.
Once locked, data cannot be changed
Zero Power Operation
— Sophisticated power management circuits reduce
power consumed during inactive periods to nearly
zero.
Compatible with JEDEC standards
— Pinout and software compatible with single-power-
supply flash standard
— 10 mA active read current at 5 MHz
— 200 nA in standby or automatic sleep mode
Cycling Endurance: 1 million cycles per sector
typical
Data Retention: 20 years typical
Software Features
Supports Common Flash Memory Interface (CFI)
Erase Suspend/Erase Resume
— Suspends erase operations to read data from, or
program data to, a sector that is not being erased,
then resumes the erase operation.
Data# Polling and Toggle Bits
— Provides a software method of detecting the status of
program or erase cycles
Unlock Bypass Program command
— Reduces overall programming time when issuing
multiple program command sequences
Hardware Features
Ready/Busy# output (RY/BY#)
— Hardware method for detecting program or erase
cycle completion
Hardware reset pin (RESET#)
— Hardware method of resetting the internal state
machine to the read mode
WP#/ACC input pin
— Write protect (WP#) function protects sectors 0, 1,
140, and 141, regardless of sector protect status
— Acceleration (ACC) function accelerates program
timing
Sector protection
— Hardware method to prevent any program or erase
operation within a sector
— Temporary Sector Unprotect allows changing data in
protected sectors in-system
Performance Characteristics
High performance
— Access time as fast as 70 ns
— Program time: 4 µs/word typical using accelerated
programming function
Ultra low power consumption (typical values)
— 2 mA active read current at 1 MHz
Publication Number
S70JL128H
Revision
A
Amendment
0
Issue Date
January 26, 2004
This document contains information on a product under development at FASL LLC. The information is intended to help you evaluate this product. FASL LLC reserves the
right to change or discontinue work on this proposed product without notice.
P r e l i m i n a r y
Connection Diagrams
63-Ball Fine-Pitch BGA (FSD063)
Top View, Balls Facing Down
A8
NC*
A7
NC*
B8
NC*
B7
NC*
C7
A13
C6
A9
C5
WE#
C4
D7
A12
D6
A8
D5
RESET#
D4
E7
A14
E6
A10
E5
A21
E4
A18
E3
A6
E2
A2
F7
A15
F6
A11
F5
A19
F4
A20
F3
A5
F2
A1
G7
A16
G6
DQ7
G5
DQ5
G4
DQ2
G3
DQ0
G2
A0
H7
CE2#
H6
DQ14
H5
DQ12
H4
DQ10
H3
DQ8
H2
CE1#
J7
DQ15
J6
DQ13
J5
V
CC
J4
DQ11
J3
DQ9
J2
OE#
K7
V
SS
K6
DQ6
K5
DQ4
K4
DQ3
K3
DQ1
K2
V
SS
L8
NC*
L7
NC*
M8
NC*
M7
NC*
RY/BY# WP#/ACC
C3
A7
A2
NC*
A1
NC*
B1
NC*
C2
A3
D3
A17
D2
A4
L2
NC*
L1
M2
NC*
M1
NC*
* Balls are shorted together via the substrate but not connected to the die.
NC*
Special Handling Instructions for BGA Package
Special handling is required for Flash Memory products in BGA packages. Flash
memory devices in BGA packages may be damaged if exposed to ultrasonic
cleaning methods. The package and/or data integrity may be compromised if the
package body is exposed to temperatures above 150°C for prolonged periods of
time.
January 26, 2004 S70JL128HA0
S70JL128H
3