EEWORLDEEWORLDEEWORLD

Part Number

Search

GS8662D37BGD-350T

Description
DDR SRAM, 2MX36, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
Categorystorage    storage   
File Size396KB,29 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Download Datasheet Parametric View All

GS8662D37BGD-350T Overview

DDR SRAM, 2MX36, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165

GS8662D37BGD-350T Parametric

Parameter NameAttribute value
Parts packaging codeBGA
package instructionLBGA,
Contacts165
Reach Compliance Codecompliant
ECCN code3A991.B.2.B
Maximum access time0.45 ns
Other featuresPIPELINE ARCHITECTURE
JESD-30 codeR-PBGA-B165
length15 mm
memory density75497472 bit
Memory IC TypeDDR SRAM
memory width36
Number of functions1
Number of terminals165
word count2097152 words
character code2000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize2MX36
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, LOW PROFILE
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height1.4 mm
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
width13 mm
Base Number Matches1
GS8662D07/10/19/37BD-450/400/350/333/300
165-Bump BGA
Commercial Temp
Industrial Temp
Features
• 2.0 Clock Latency
• Simultaneous Read and Write SigmaQuad™ Interface
• JEDEC-standard pinout and package
• Dual Double Data Rate interface
• Byte Write controls sampled at data-in time
• Burst of 4 Read and Write
• On-Die Termination (ODT) on Data (D), Byte Write (BW),
and Clock (K, K) inputs
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• Data Valid Pin (QVLD) Support
• IEEE 1149.1 JTAG-compliant Boundary Scan
• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
72Mb SigmaQuad-II+
TM
Burst of 4 SRAM
450 MHz–300 MHz
1.8 V V
DD
1.8 V and 1.5 V I/O
are just one element in a family of low power, low voltage
HSTL I/O SRAMs designed to operate at the speeds needed to
implement economical high performance networking systems.
Clocking and Addressing Schemes
The GS8662D07/10/19/37BD SigmaQuad-II+ SRAMs are
synchronous devices. They employ two input register clock
inputs, K and K. K and K are independent single-ended clock
inputs, not differential inputs to a single differential clock input
buffer.
Each internal read and write operation in a SigmaQuad-II+ B4
RAM is four times wider than the device I/O bus. An input
data bus de-multiplexer is used to accumulate incoming data
before it is simultaneously written to the memory array. An
output data multiplexer is used to capture the data produced
from a single memory array read and then route it to the
appropriate output drivers as needed. Therefore the address
field of a SigmaQuad-II+ B4 RAM is always two address pins
less than the advertised index depth (e.g., the 8M x 8 has a 2M
addressable index).
SigmaQuad™ Family Overview
The GS8662D07/10/19/37BD are built in compliance with the
SigmaQuad-II+ SRAM pinout standard for Separate I/O
synchronous SRAMs. They are 75,497,472-bit (72Mb)
SRAMs. The GS8662D07/10/19/37BD SigmaQuad SRAMs
Parameter Synopsis
-450
tKHKH
tKHQV
2.22 ns
0.45 ns
-400
2.5 ns
0.45 ns
-350
2.86 ns
0.45 ns
-333
3.0 ns
0.45 ns
-300
3.3 ns
0.45 ns
Rev: 1.02b 11/2011
1/29
© 2011, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
The CS pin voltage of NCP1252A is abnormal
Brothers, I have a question for you. I used NCP1252A chip to make a dual-tube forward switching power supply. Today I measured the voltage of the chip CS pin and it reached 1.28V, but the power supply...
soumns丶涛 Power technology
MSP430F5538A watchdog
1、watchdogtimer(WDT_A) Watchdog timer? Watchdog Timer 32-bit timer, can be used as a watchdog or as an interval timer.Before you watch, ask yourself a few questions a. Does the watchdog depend on the ...
Aguilera Microcontroller MCU
[Sipeed LicheeRV 86 Panel Review] 8-Configure the Compilation Toolchain Again-Run HelloWord
Previous article: [Sipeed LicheeRV 86 Panel Review] 4-Building the compilation environment , I tried to build the compilation environment and test the HelloWorld program. When I ran it on the board, i...
DDZZ669 Domestic Chip Exchange
The lighting in Las Vegas is a bit big, costing 11.6 billion yuan, and the driver is ICND2200 from Guoxin
"Recently, the world's largest spherical immersive experience center was built by Madison Square Garden Entertainment (MSG) and Las Vegas Sands. 'MSG Sphere' will cost 11.6 billion yuan and become the...
nmg Domestic Chip Exchange
Car central control 12V power supply filtering
I have a question. Why does the 12V power inlet of the car's central control need an LC filter circuit formed by a 330uH inductor and a 3300uF large capacitor to filter low-frequency interference? Is ...
ghjkl Automotive Electronics
【IoT Development】D3 engine has been upgraded! Come and experience the new version of Gizwits Intelligent Scene Push
Let's take you to play with mobile application creation, timing function, delay function, push function, smart scene function. If you need to make smart curtains, you can customize the scene according...
毛球大大 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号