EEWORLDEEWORLDEEWORLD

Part Number

Search

CY7C166-35VCR

Description
Standard SRAM, 16KX4, 35ns, CMOS, PDSO24, 0.300 INCH, PLASTIC, SOJ-24
Categorystorage    storage   
File Size202KB,7 Pages
ManufacturerCypress Semiconductor
Download Datasheet Parametric View All

CY7C166-35VCR Overview

Standard SRAM, 16KX4, 35ns, CMOS, PDSO24, 0.300 INCH, PLASTIC, SOJ-24

CY7C166-35VCR Parametric

Parameter NameAttribute value
Parts packaging codeSOJ
package instructionSOJ,
Contacts24
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum access time35 ns
Other featuresAUTOMATIC POWER-DOWN
JESD-30 codeR-PDSO-J24
length15.367 mm
memory density65536 bit
Memory IC TypeSTANDARD SRAM
memory width4
Number of functions1
Number of ports1
Number of terminals24
word count16384 words
character code16000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize16KX4
Output characteristics3-STATE
ExportableYES
Package body materialPLASTIC/EPOXY
encapsulated codeSOJ
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height3.556 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationDUAL
width7.5057 mm
Base Number Matches1
Research on FFT Implementation Using FPGA
...
至芯科技FPGA大牛 FPGA/CPLD
The virtual machine Ubuntu system runs C language code and Python code
# The virtual machine Ubuntu system runs C language code and Python code## Ubuntu runs C language### 1. Run the Ubuntu system on the virtual machine and enter the Ubuntu system after entering the pass...
bqgup Innovation Lab
ADC_DAC Basics
ADC_DAC Basics...
雷北城 EE_FPGA Learning Park
[Help] How should I set the pull-up or pull-down resistor for ZYNQ's MIO?
In vivado, the PullType of MIO20 is pull-up. I want to remove the pull-up or change it to pull-down, but these parameters cannot be modified. I also did not find the function to set the pull-up or pul...
littleshrimp FPGA/CPLD
Show off the development board of ON Semiconductor's Internet of Things Innovation Design Competition!
This is truly the strongest lineup of competition development boards I have ever seen!If you want to improve your full-stack IoT design skills, don’t miss it!Click here to view the event details and s...
soso onsemi and Avnet IoT Innovation Design Competition

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号