AD620S(Q)/883B datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Amplifier circuit> AD620S(Q)/883B

Preview

AD620S(Q)/883B: DescriptionAD620S(Q)/883B amplifier basic information: AD620S(Q)/883B is an INSTRUMENTATION AMPLIFIER. Commonly used packaging methods are CERAMIC, DIP-8 AD620S(Q)/883B amplifier core information: The AD620S(Q)/883B has a minimum operating temperature of -55 °C and a maximum operating temperature of 125 °C. Its peak reflow temperature is NOT SPECIFIED Its maximum average bias current is 0.004 µA while its maximum input offset current (IIO) is only 0.002 µA How to simply check the efficiency of an amplifier? Looking at its slew rate, the AD620S(Q)/883B has a nominal slew rate of 1.2 V/us. The maximum slew rate of AD620S(Q)/883B given by the manufacturer is 1.6 mA. Its maximum voltage gain is 10000 and the minimum voltage gain is 1. When the op amp is used in a closed loop, at a specified closed loop gain (usually 1 or 2, 10, etc.), the AD620S(Q)/883B gain becomes 0.707 times the low frequency gain at a frequency of 1 MHz. The nominal supply voltage of the AD620S(Q)/883B is 15 V, and its corresponding nominal negative supply voltage is -15 V. The input offset voltage of the AD620S(Q)/883B is 225 µV (Input offset voltage: the compensation voltage required between the two input terminals to make the output terminal of the op amp 0V (or close to 0V).) Related dimensions of AD620S(Q)/883B: The width of AD620S(Q)/883B is: 7.62 mm and the length is 10.29 mm. AD620S(Q)/883B has 8 terminals. Its terminal position type is: DUAL. Terminal pitch is 2.54 mm. Total pins: 8 AD620S(Q)/883B amplifier other information: Its temperature grade is: MILITARY. AD620S(Q)/883B does not comply with Rohs certification. It contains lead. The corresponding JESD-30 code is: R-GDIP-T8. The corresponding JESD-609 code is: e0. The packaging code of AD620S(Q)/883B is: DIP. AD620S(Q)/883B packaging materials are mostly CERAMIC, GLASS-SEALED. The package shape is RECTANGULAR. The AD620S(Q)/883B package pin format is: IN-LINE. Its terminal form is: THROUGH-HOLE. The maximum seat height is 5.08 mm.; CategoryAnalog mixed-signal IC Amplifier circuit; File Size410KB，20 Pages; ManufacturerADI; Websitehttps://www.analog.com; Alternative parts：AD620S(Q)/883B

Download Datasheet Parametric Compare View All

AD620S(Q)/883B Overview

AD620S(Q)/883B amplifier basic information:

AD620S(Q)/883B is an INSTRUMENTATION AMPLIFIER. Commonly used packaging methods are CERAMIC, DIP-8

AD620S(Q)/883B amplifier core information:

The AD620S(Q)/883B has a minimum operating temperature of -55 °C and a maximum operating temperature of 125 °C. Its peak reflow temperature is NOT SPECIFIED Its maximum average bias current is 0.004 µA while its maximum input offset current (IIO) is only 0.002 µA

How to simply check the efficiency of an amplifier? Looking at its slew rate, the AD620S(Q)/883B has a nominal slew rate of 1.2 V/us. The maximum slew rate of AD620S(Q)/883B given by the manufacturer is 1.6 mA. Its maximum voltage gain is 10000 and the minimum voltage gain is 1. When the op amp is used in a closed loop, at a specified closed loop gain (usually 1 or 2, 10, etc.), the AD620S(Q)/883B gain becomes 0.707 times the low frequency gain at a frequency of 1 MHz.

The nominal supply voltage of the AD620S(Q)/883B is 15 V, and its corresponding nominal negative supply voltage is -15 V. The input offset voltage of the AD620S(Q)/883B is 225 µV (Input offset voltage: the compensation voltage required between the two input terminals to make the output terminal of the op amp 0V (or close to 0V).)

Related dimensions of AD620S(Q)/883B:

The width of AD620S(Q)/883B is: 7.62 mm and the length is 10.29 mm. AD620S(Q)/883B has 8 terminals. Its terminal position type is: DUAL. Terminal pitch is 2.54 mm. Total pins: 8

AD620S(Q)/883B amplifier other information:

Its temperature grade is: MILITARY. AD620S(Q)/883B does not comply with Rohs certification. It contains lead. The corresponding JESD-30 code is: R-GDIP-T8. The corresponding JESD-609 code is: e0.

The packaging code of AD620S(Q)/883B is: DIP. AD620S(Q)/883B packaging materials are mostly CERAMIC, GLASS-SEALED. The package shape is RECTANGULAR. The AD620S(Q)/883B package pin format is: IN-LINE. Its terminal form is: THROUGH-HOLE.

The maximum seat height is 5.08 mm.

AD620S(Q)/883B Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	DIP
package instruction	CERAMIC, DIP-8
Contacts	8
Reach Compliance Code	not_compliant
ECCN code	EAR99
Amplifier type	INSTRUMENTATION AMPLIFIER
Maximum average bias current (IIB)	0.004 µA
Nominal bandwidth (3dB)	1 MHz
Minimum Common Mode Rejection Ratio	90 dB
Maximum input offset current (IIO)	0.002 µA
Maximum input offset voltage	225 µV
JESD-30 code	R-GDIP-T8
JESD-609 code	e0
length	10.29 mm
Negative supply voltage upper limit	-18 V
Nominal Negative Supply Voltage (Vsup)	-15 V
maximum nonlinearity	0.004%
Number of functions	1
Number of terminals	8
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP8,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	+-15 V
Certification status	Not Qualified
Filter level	MIL-STD-883 Class B
Maximum seat height	5.08 mm
Nominal slew rate	1.2 V/us
Maximum slew rate	1.6 mA
Supply voltage upper limit	18 V
Nominal supply voltage (Vsup)	15 V
surface mount	NO
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn63Pb37)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Maximum voltage gain	10000
Minimum voltage gain	1
Nominal voltage gain	10
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Low Cost Low Power

Instrumentation Amplifier

AD620

FEATURES

Easy to use

Gain set with one external resistor

(Gain range 1 to 10,000)

Wide power supply range (±2.3 V to ±18 V)

Higher performance than 3 op amp IA designs

Available in 8-lead DIP and SOIC packaging

Low power, 1.3 mA max supply current

Excellent dc performance (B grade)

50 μV max, input offset voltage

0.6 μV/°C max, input offset drift

1.0 nA max, input bias current

100 dB min common-mode rejection ratio (G = 10)

Low noise

9 nV/√Hz @ 1 kHz, input voltage noise

0.28 μV p-p noise (0.1 Hz to 10 Hz)

Excellent ac specifications

120 kHz bandwidth (G = 100)

15 μs settling time to 0.01%

CONNECTION DIAGRAM

–IN

+IN

–V

7 +V

OUTPUT

00775-0-001

AD620

TOP VIEW

5 REF

Figure 1. 8-Lead PDIP (N), CERDIP (Q), and SOIC (R) Packages

PRODUCT DESCRIPTION

The

AD620

is a low cost, high accuracy instrumentation

amplifier that requires only one external resistor to set gains of

1 to 10,000. Furthermore, the

AD620

features 8-lead SOIC and

DIP packaging that is smaller than discrete designs and offers

lower power (only 1.3 mA max supply current), making it a

good fit for battery-powered, portable (or remote) applications.

The

AD620,

with its high accuracy of 40 ppm maximum

nonlinearity, low offset voltage of 50 μV max, and offset drift of

0.6 μV/°C max, is ideal for use in precision data acquisition

systems, such as weigh scales and transducer interfaces.

Furthermore, the low noise, low input bias current, and low power

of the

AD620

make it well suited for medical applications, such

as ECG and noninvasive blood pressure monitors.

The low input bias current of 1.0 nA max is made possible with

the use of Superϐeta processing in the input stage. The

AD620

works well as a preamplifier due to its low input voltage noise of

9 nV/√Hz at 1 kHz, 0.28 μV p-p in the 0.1 Hz to 10 Hz band,

and 0.1 pA/√Hz input current noise. Also, the

AD620

is well

suited for multiplexed applications with its settling time of 15 μs

to 0.01%, and its cost is low enough to enable designs with one

in-amp per channel.

30,000

APPLICATIONS

Weigh scales

ECG and medical instrumentation

Transducer interface

Data acquisition systems

Industrial process controls

Battery-powered and portable equipment

Table 1. Next Generation Upgrades for AD620

Part

AD8221

AD8222

AD8226

AD8220

AD8228

AD8295

AD8429

Comment

Better specs at lower price

Dual channel or differential out

Low power, wide input range

JFET input

Best gain accuracy

+2 precision op amps or differential out

Ultra low noise

TOTAL ERROR, PPM OF FULL SCALE

25,000

3 OP AMP

IN-AMP

(3 OP-07s)

20,000

15,000

AD620A

10,000

5,000

00775-0-002

SUPPLY CURRENT (mA)

Figure 2. Three Op Amp IA Designs vs. AD620

Rev. H

Information furnished by Analog Devices is believed to be accurate and reliable.

However, no responsibility is assumed by Analog Devices for its use, nor for any

infringements of patents or other rights of third parties that may result from its use.

Specifications subject to change without notice. No license is granted by implication

or otherwise under any patent or patent rights of Analog Devices. Trademarks and

registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700

www.analog.com

AD620

TABLE OF CONTENTS

Specifications .....................................................................................3

Absolute Maximum Ratings ............................................................5

ESD Caution ..................................................................................5

Typical Performance Characteristics..............................................6

Theory of Operation .......................................................................12

Gain Selection..............................................................................15

Input and Output Offset Voltage ..............................................15

Reference Terminal .....................................................................15

Input Protection ..........................................................................15

RF Interference............................................................................15

Common-Mode Rejection.........................................................16

Grounding....................................................................................16

Ground Returns for Input Bias Currents.................................17

AD620ACHIPS Information .........................................................18

Outline Dimensions........................................................................19

Ordering Guide ...........................................................................20

REVISION HISTORY

7/11—Rev. G to Rev. H

Deleted Figure 3.................................................................................1

Added Table 1 ....................................................................................1

Moved Figure 2 ..................................................................................1

Added ESD Input Diodes to Simplified Schematic ....................12

Changes to Input Protection Section............................................15

Added Figure 41; Renumbered Sequentially ...............................15

Changes to AD620ACHIPS Information Section ......................18

Updated Ordering Guide ...............................................................20

7/03—Data Sheet Changed from Rev. E to Rev. F

Edit to FEATURES............................................................................1

Changes to SPECIFICATIONS .......................................................2

Removed AD620CHIPS from ORDERING GUIDE ...................4

12/04—Rev. F to Rev. G

Updated Format.................................................................. Universal

Change to Features............................................................................1

Change to Product Description.......................................................1

Changes to Specifications.................................................................3

Added Metallization Photograph....................................................4

Replaced Figure 4-Figure 6 ..............................................................6

Replaced Figure 15 ............................................................................7

Replaced Figure 33 ..........................................................................10

Replaced Figure 34 and Figure 35.................................................10

Replaced Figure 37 ..........................................................................10

Changes to Table 3 ..........................................................................13

Changes to Figure 41 and Figure 42 .............................................14

Changes to Figure 43 ......................................................................15

Change to Figure 44 ........................................................................17

Rev. H | Page 2 of 20

Changes to Input Protection section ............................................15

Deleted Figure 9 ..............................................................................15

Changes to RF Interference section..............................................15

Edit to Ground Returns for Input Bias Currents section...........17

Added AD620CHIPS to Ordering Guide ....................................19

Removed METALLIZATION PHOTOGRAPH...........................4

Replaced TPCs 1–3 ...........................................................................5

Replaced TPC 12 ...............................................................................6

Replaced TPC 30 ...............................................................................9

Replaced TPCs 31 and 32...............................................................10

Replaced Figure 4 ............................................................................10

Changes to Table I...........................................................................11

Changes to Figures 6 and 7 ............................................................12

Changes to Figure 8 ........................................................................13

Edited INPUT PROTECTION section........................................13

Added new Figure 9........................................................................13

Changes to RF INTERFACE section ............................................14

Edit to GROUND RETURNS FOR INPUT BIAS CURRENTS

section...............................................................................................15

Updated OUTLINE DIMENSIONS .............................................16

AD620S(Q)/883B Related Products

	AD620S(Q)/883B	AD620BRZ-REEL7	AD620BRZ-REEL
Description	INSTRUMENTATION AMPLIFIER, 225uV OFFSET-MAX, 1MHz BAND WIDTH, CDIP8, CERAMIC, DIP-8	INSTRUMENTATION AMPLIFIER, 85uV OFFSET-MAX, 1MHz BAND WIDTH, PDSO8, MS-021-AA, SOIC-8	INSTRUMENTATION AMPLIFIER, 85uV OFFSET-MAX, 1MHz BAND WIDTH, PDSO8, MS-021-AA, SOIC-8
Is it lead-free?	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	incompatible	conform to	conform to
Parts packaging code	DIP	DIP	DIP
package instruction	CERAMIC, DIP-8	MS-021-AA, SOIC-8	MS-021-AA, SOIC-8
Contacts	8	8	8
Reach Compliance Code	not_compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99
Amplifier type	INSTRUMENTATION AMPLIFIER	INSTRUMENTATION AMPLIFIER	INSTRUMENTATION AMPLIFIER
Maximum average bias current (IIB)	0.004 µA	0.0015 µA	0.0015 µA
Nominal bandwidth (3dB)	1 MHz	1 MHz	1 MHz
Minimum Common Mode Rejection Ratio	90 dB	86 dB	86 dB
Maximum input offset current (IIO)	0.002 µA	0.00075 µA	0.00075 µA
Maximum input offset voltage	225 µV	85 µV	85 µV
JESD-30 code	R-GDIP-T8	R-PDSO-G8	R-PDSO-G8
JESD-609 code	e0	e3	e3
length	10.29 mm	4.9 mm	4.9 mm
Negative supply voltage upper limit	-18 V	-18 V	-18 V
Nominal Negative Supply Voltage (Vsup)	-15 V	-15 V	-15 V
maximum nonlinearity	0.004%	0.004%	0.004%
Number of functions	1	1	1
Number of terminals	8	8	8
Maximum operating temperature	125 °C	85 °C	85 °C
Minimum operating temperature	-55 °C	-40 °C	-40 °C
Package body material	CERAMIC, GLASS-SEALED	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	SOP	SOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	SMALL OUTLINE	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT APPLICABLE	NOT APPLICABLE
Certification status	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	5.08 mm	1.75 mm	1.75 mm
Nominal slew rate	1.2 V/us	1.2 V/us	1.2 V/us
Supply voltage upper limit	18 V	18 V	18 V
Nominal supply voltage (Vsup)	15 V	15 V	15 V
surface mount	NO	YES	YES
Temperature level	MILITARY	INDUSTRIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn63Pb37)	Matte Tin (Sn)	Matte Tin (Sn)
Terminal form	THROUGH-HOLE	GULL WING	GULL WING
Terminal pitch	2.54 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT APPLICABLE	NOT APPLICABLE
Maximum voltage gain	10000	10000	10000
Minimum voltage gain	1	1	1
Nominal voltage gain	10	10	10
width	7.62 mm	3.9 mm	3.9 mm
Base Number Matches	1	1	1
Maker	-	ADI	ADI

Recommended Resources

Thyristor silicon stack protection circuit a

Refrigerator automatic protector circuit

Two-wire circuit diagram B

Circuit for measuring distance using ultrasonic waves 03

AC zero-crossing detection circuit

Parallel High Speed Current Driver

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components