HD74LS193P datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> HD74LS193P

HD74LS193P: DescriptionSynchronous Up / Down Decade Counter (dual clock lines); Categorylogic logic; File Size105KB，12 Pages; ManufacturerRenesas Electronics Corporation; Websitehttps://www.renesas.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

HD74LS193P Overview

Synchronous Up / Down Decade Counter (dual clock lines)

HD74LS193P Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Renesas Electronics Corporation
Parts packaging code	DIP
package instruction	DIP, DIP16,.3
Contacts	16
Reach Compliance Code	compliant
Other features	TCO UP AND TCO DOWN OUTPUTS; SEPARATE UP/DOWN CLOCK
Counting direction	BIDIRECTIONAL
series	LS
JESD-30 code	R-PDIP-T16
length	19.2 mm
Load/preset input	YES
Logic integrated circuit type	BINARY COUNTER
Maximum Frequency@Nom-Sup	25000000 Hz
MaximumI(ol)	0.008 A
Operating mode	SYNCHRONOUS
Humidity sensitivity level	1
Number of digits	4
Number of functions	1
Number of terminals	16
Maximum operating temperature	75 °C
Minimum operating temperature	-20 °C
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	34 mA
propagation delay (tpd)	47 ns
Certification status	Not Qualified
Maximum seat height	5.06 mm
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL EXTENDED
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	7.62 mm
minfmax	25 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

HD74LS193

Synchronous Up / Down Decade Counter (dual clock lines)

REJ03D0455–0200

Rev.2.00

Feb.18.2005

Synchronous operation is provided by having all flip-flops clocked simultaneously so that the output change

coincidently with each other when so instructed by the steering logic. This mode of operation eliminates the output

counting spikes, which are normally associated with asynchronous (ripple clock) counters. The outputs of the four

master-slave flip-flops are triggered by a low-to-high-level transition of either count (clock) input. The direction of

counting is determined by which count input is pulsed while the other count input is high. This counter is fully

programmable; that is, each output may be preset to either level by entering the desired data at the data inputs while the

load inputs is low. The output will change to agree with the data inputs independently of the count pulses. This feature

allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs. A

clear input has been provided which forces all outputs to the low level when a high level is applied. The clear function

is independent of the count and load inputs. The clear, count, and load inputs are buffered to lower the drive

requirements. This reduces the number of clock drivers, etc., required for long words. This counter was designed to be

cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up-

and down-counting functions.

The borrow output produces a pulse equal in width to the count-down input when the counter underflows. Similarly,

the carry output produces a pulse equal in width to the count up input when an overflow condition exists.

The counters can be easily cascaded by feeding the borrow and carry outputs to the count-down and count-up inputs

respectively of .the succeeding counter.

Features

•

Ordering Information

Part Name

HD74LS193P

HD74LS193FPEL

HD74LS193RPEL

Package Type

DILP-16 pin

SOP-16 pin (JEITA)

SOP-16 pin (JEDEC)

Package Code

(Previous Code)

PRDP0016AE-B

(DP-16FV)

PRSP0016DH-B

(FP-16DAV)

PRSP0016DG-A

(FP-16DNV)

Package

Abbreviation

Taping Abbreviation

(Quantity)

—

EL (2,000 pcs/reel)

EL (2,500 pcs/reel)

Note: Please consult the sales office for the above package availability.

Rev.2.00, Feb.18.2005, page 1 of 11

HD74LS193P Related Products

	HD74LS193P	HD74LS193	HD74LS193FPEL	HD74LS193RPEL
Description	Synchronous Up / Down Decade Counter (dual clock lines)	Synchronous Up / Down Decade Counter (dual clock lines)	Synchronous Up / Down Decade Counter (dual clock lines)	Synchronous Up / Down Decade Counter (dual clock lines)
Is it Rohs certified?	conform to	-	conform to	conform to
Maker	Renesas Electronics Corporation	-	Renesas Electronics Corporation	Renesas Electronics Corporation
Parts packaging code	DIP	-	SOIC	SOIC
package instruction	DIP, DIP16,.3	-	SOP, SOP16,.3	3.95 X 9.90 MM, 1.27 MM PITCH, PLASTIC, SOP-16
Contacts	16	-	16	16
Reach Compliance Code	compliant	-	compli	compli

Recommended Resources

Digital stopwatch display circuit

Digital circuit touch switch circuit diagram

Dual motor driverless car circuit

6-way infrared remote control circuit without debugging

Low noise audio preamplifier circuit

875p computer motherboard circuit diagram_041

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components