PD52CY3K-24VAC-W12 datasheet, PDF

PD52CY3K-24VAC-W12: DescriptionSingle Color LED, Yellow, Clear, 12.7mm,; CategoryLED optoelectronic/LED photoelectric; File Size75KB，2 Pages; ManufacturerLEDtronics; Websitehttp://ledtronics.com.my

Download Datasheet Parametric View All

PD52CY3K-24VAC-W12 Overview

Single Color LED, Yellow, Clear, 12.7mm,

Parameter Name	Attribute value
Reach Compliance Code	unknown
color	YELLOW
Configuration	COMPLEX
Lens type	CLEAR
Installation features	RADIAL MOUNT
Number of functions	1
Number of terminals	2
Optoelectronic device types	SINGLE COLOR LED
total height	41.2 mm
method of packing	BULK
shape	ROUND
size	12.7 mm
surface mount	NO
Base Number Matches	1

Weekly highlights: 2018.10.22-10.28: [size=4]Hi, good afternoon everyone~~ It's time for another weekly review. Today's review is a little late~ Please forgive me~~ [b][color=#ff0000]Review of wonderful posts:[/color][/b][/size][size=4][...; okhxyyo Talking

bluenrg-2 cannot connect to other devices directly when it is the host: After successful initialization, the function aci_gap_create_connection is used to connect directly according to the address, but it returns 0x46 BLE_STATUS_NOT_ALLOWED. The connection cannot be succe...; 拱墅区第一渣男小面包 ST - Low Power RF

Using STM32's MPU (Memory Protection Unit) to implement code isolation and access control: Problem/Goal and SolutionObjective: Only allow "high-level functions" to access data in OTP, other applications cannot directly read OTP contentExample @ F413-Nucleo, F401-NucleoTarget environmentThe ...; nmg stm32/stm8

FPGA embedded system design.part1.rar: FPGA embedded system design.part1.rar...; zxopenljx EE_FPGA Learning Park

Patents are born from innovation: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i] People often breed fish and shrimps, which often die in large numbers due to water pollution. Even the fish tanks at home need t...; lorant Mobile and portable

Playing with Zynq Serial 43——[ex62] Image Laplace Edge Extraction of OV5640 Camera: 1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system. At the beginning of power-on, the FPGA needs to initialize the register configurat...; ove学习使我快乐 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components