SMA080560NST datasheet, PDF - EEWORLD Datasheet

SMA080560NST: DescriptionActive Delay Line, 1-Func, 5-Tap, True Output, CMOS, PDSO8, SMT-8; Categorylogic logic; File Size68KB，1 Pages; ManufacturerRCD Components Inc.; Websitehttp://www.rcdcomponents.com/

Download Datasheet Parametric View All

SMA080560NST Overview

Active Delay Line, 1-Func, 5-Tap, True Output, CMOS, PDSO8, SMT-8

Parameter Name	Attribute value
Parts packaging code	SOIC
package instruction	SOP,
Contacts	8
Reach Compliance Code	compliant
JESD-30 code	R-PDSO-G8
Logic integrated circuit type	ACTIVE DELAY LINE
Number of functions	1
Number of taps/steps	5
Number of terminals	8
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	7.62 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	2.54 mm
Terminal location	DUAL
Total delay nominal (td)	60 ns
Base Number Matches	1

[ESP32-S2-Kaluga-1 Review] 5. Use LGVL to create a low-level interface?: I updated the IDF and found that the USB interface has changed a lot. Fortunately, I managed to get it connected in time. I don’t know why, but I just use it....; RCSN Domestic Chip Exchange

Kill TPS54340: The price of TPS54340 has risen from 3.5 to 15 yuan. Now 431 is used as the reference and loop, 5 BJTs are used for PWM+DRV, and NMOS is promoted. The replacement cost is 1.2 yuan. The efficiency is e...; PowerAnts Power technology

I have a hard time without a college diploma.: It's hard to get a job interview with a high school diploma without a college diploma....; 懒人一个1 TI Technology Forum

Why is the voltage ringing spike of MOSFET different in boost and buck mode?: For bidirectional DC converters, some tubes have large voltage ringing spikes when boosting, but the voltage is much improved when stepping down, and the opposite is true for some tubes. In addition t...; squareshawn PCB Design

The circuit for discharging the PFC output capacitor is shown in Figure 2.: I would like to ask how to calculate the resistance value and choose the model of the resistor? I only know that this should use the RC discharge curve to calculate the resistance value and power? I d...; 西里古1992 Analog electronics

Basic syntax of Verilog HDL: Verilog HDL is a language used for digital logic circuit design. The circuit design described by Verilog HDL is the Verilog HDL model of the circuit. Verilog HDL is both a behavioral description langu...; 小柳叶 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components