EEWORLDEEWORLDEEWORLD

Part Number

Search

PALCE26V12H-10JC/4

Description
EE PLD, 10ns, PAL-Type, CMOS, PQCC28, PLASTIC, LCC-28
CategoryProgrammable logic devices    Programmable logic   
File Size195KB,20 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Download Datasheet Parametric View All

PALCE26V12H-10JC/4 Overview

EE PLD, 10ns, PAL-Type, CMOS, PQCC28, PLASTIC, LCC-28

PALCE26V12H-10JC/4 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
package instructionPLASTIC, LCC-28
Reach Compliance Codenot_compliant
ECCN codeEAR99
ArchitecturePAL-TYPE
maximum clock frequency71.4 MHz
JESD-30 codeS-PQCC-J28
JESD-609 codee0
length11.5062 mm
Humidity sensitivity level1
Dedicated input times12
Number of I/O lines12
Number of entries26
Output times12
Number of product terms136
Number of terminals28
Maximum operating temperature75 °C
Minimum operating temperature
organize12 DEDICATED INPUTS, 12 I/O
Output functionMACROCELL
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Encapsulate equivalent codeLDCC28,.5SQ
Package shapeSQUARE
Package formCHIP CARRIER
power supply5 V
Programmable logic typeEE PLD
propagation delay10 ns
Certification statusNot Qualified
Maximum seat height4.572 mm
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL EXTENDED
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
width11.5062 mm
Base Number Matches1
USE GAL DEVICES FOR NEW DESIGNS
FINAL
COM’L: H-7/10/15/20
IND: H-10/15/20
Lattice Semiconductor
PALCE26V12 Family
28-Pin EE CMOS Versatile PAL Device
DISTINCTIVE CHARACTERISTICS
s
28-pin versatile PAL programmable logic
device architecture
s
Electrically erasable CMOS technology
provides half power (only 115 mA) at high
speed (7.5 ns propagation delay)
s
14 dedicated inputs and 12 input/output
macrocells for architectural flexibility
s
Macrocells can be registered or combinatorial,
and active high or active low
s
Varied product term distribution allows up to
16 product terms per output
s
Two clock inputs for independent functions
s
Global asynchronous reset and synchronous
preset for initialization
s
Register preload for testability and built-in
register reset on power-up
s
Space-efficient 28-pin SKINNYDIP and PLCC
packages
s
Center VCC and GND pins to improve signal
characteristics
s
Extensive third-party software and programmer
support through FusionPLD partners
GENERAL DESCRIPTION
The PALCE26V12 is a 28-pin version of the popular
PAL22V10 architecture. Built with low-power, high-
speed, electrically-erasable CMOS technology, the
PALCE26V12 offers many unique advantages.
Device logic is automatically configured according to
the user’s design specification. Design is simplified by
design software, allowing automatic creation of a
programming file based on Boolean or state equations.
The software can also be used to verify the design and
can provide test vectors for the programmed device.
The PALCE26V12 utilizes the familiar sum-of-products
(AND/OR) architecture that allows users to implement
complex logic functions easily and efficiently. Multiple
levels of combinatorial logic can always be reduced
to sum-of-products form, taking advantage of the
very wide input gates available in PAL devices. The
functions are programmed into the device through
electrically-erasable floating-gate cells in the AND logic
array and the macrocells. In the unprogrammed state,
all AND product terms float HIGH. If both true and
complement of any input are connected, the term will be
permanently LOW.
The product terms are connected to the fixed OR array
with a varied distribution from 8 to 16 across the outputs
(see Block Diagram). The OR sum of the products feeds
the output macrocell. Each macrocell can be pro-
grammed as registered or combinatorial, active high or
active low, with registered I/O possible. The flip-flop can
be clocked by one of two clock inputs. The output
configuration is determined by four bits controlling three
multiplexers in each macrocell.
2-306
Publication#
16072
Rev.
E
Issue Date:
February 1996
Amendment
/0
Allwinner V853 heterogeneous multi-core AI intelligent vision development board review - V853 YOLO V3 test
# V853 YOLO V3 test V853 SDK provides a test routine for YOLO V3 based on the NPU acceleration of this chip. For details, please refer to this tutorial: [yolo v3 tutorial](https://v853.docs.aw-ol.com/...
IC爬虫 Domestic Chip Exchange
Development board CC3200-LAUNCHXL,
This is a development board that I have kept in my box. I don't have the energy to play with it now. I'll pass it on to someone who needs it....
小打小闹赢大奖 Buy&Sell
How to remove the red cross on the schematic diagram
[i=s]This post was last edited by huo_hu on 2018-11-13 15:31[/i] It is ERC. I think it is related to the setting of the deletion grid. I changed the deletion grid unit from imperial to metric before. ...
huo_hu PCB Design
TMS320F28335 Study Notes——DMA
The SPR530 (C2833x/C2823x C/C++ header files and peripheral examples) provided by TI makes it very convenient for us to use the peripherals of 2833X and 2823X. Here is a description of the functions i...
fish001 Microcontroller MCU
RISC-V MCU Development (Part 2): Project Creation and Management
MounRiver Studio (MRS) has built-in chip engineering templates for RISC-V/ARM and RISC-V general instruction set series from chip manufacturers such as GD and WCH, and supports the development of embe...
Moiiiiilter MCU
What is this DC to AC circuit called a power supply circuit?
Could you please recommend some relevant information so that I can learn more about it?...
sfcsdc Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号