MC14043B datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > semiconductor> logic> MC14043B

MC14043B: Description4000/14000/40000 SERIES, HIGH LEVEL TRIGGERED R-S LATCH, TRUE OUTPUT, PDSO16; Categorysemiconductor logic; File Size102KB，8 Pages; ManufacturerON Semiconductor; Websitehttp://www.onsemi.cn

Download Datasheet Parametric Compare View All

MC14043B Overview

4000/14000/40000 SERIES, HIGH LEVEL TRIGGERED R-S LATCH, TRUE OUTPUT, PDSO16

MC14043B Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	16
Maximum operating temperature	125 Cel
Minimum operating temperature	-55 Cel
Maximum supply/operating voltage	18 V
Minimum supply/operating voltage	3 V
Rated supply voltage	5 V
Processing package description	ROHS COMPLIANT, PLASTIC, SOIC-16
Lead-free	Yes
EU RoHS regulations	Yes
China RoHS regulations	Yes
state	ACTIVE
Craftsmanship	CMOS
packaging shape	RECTANGULAR
Package Size	SMALL OUTLINE
surface mount	Yes
Terminal form	GULL WING
Terminal spacing	1.27 mm
terminal coating	MATTE TIN
Terminal location	DUAL
Packaging Materials	PLASTIC/EPOXY
Temperature level	MILITARY
series	4000/14000/40000
Output characteristics	3-ST
Logic IC type	R-S LATCH
Number of digits	4
Output polarity	TRUE
propagation delay TPD	350 ns
Trigger type	HIGH LEVEL

Preview

Download Datasheet

View All

MC14043B, MC14044B

CMOS MSI

Quad R−S Latches

The MC14043B and MC14044B quad R−S latches are constructed

with MOS P−Channel and N−Channel enhancement mode devices in a

single monolithic structure. Each latch has an independent Q output

and set and reset inputs. The Q outputs are gated through three−state

buffers having a common enable input. The outputs are enabled with a

logical “1” or high on the enable input; a logical “0” or low

disconnects the latch from the Q outputs, resulting in an open circuit at

the Q outputs.

Features

http://onsemi.com

MARKING

DIAGRAMS

•

Double Diode Input Protection

•

Three−State Outputs with Common Enable

•

Outputs Capable of Driving Two Low−power TTL Loads or One

Low−Power Schottky TTL Load Over the Rated Temperature Range

•

Supply Voltage Range = 3.0 Vdc to 18 Vdc

•

Pb−Free Packages are Available*

MAXIMUM RATINGS

(Voltages Referenced to V

)

Symbol

, V

out

, I

out

stg

Parameter

DC Supply Voltage Range

Input or Output Voltage Range

(DC or Transient)

Input or Output Current

(DC or Transient) per Pin

Power Dissipation, per Package

(Note 1)

Ambient Temperature Range

Storage Temperature Range

Lead Temperature

(8−Second Soldering)

Value

−0.5 to +18.0

−0.5 to V

+ 0.5

500

−55 to +125

−65 to +150

260

Unit

°C

WL, L

YY, Y

WW, W

PDIP−16

P SUFFIX

CASE 648

MC140xxBCP

AWLYYWWG

SOIC−16

D SUFFIX

CASE 751B

140xxBG

AWLYWW

SOEIAJ−16

F SUFFIX

CASE 966

= Specific Device Code

= Assembly Location

= Wafer Lot

= Year

= Work Week

= Pb−Free Indicator

MC140xxB

ALYWG

ORDERING INFORMATION

See detailed ordering and shipping information in the package

dimensions section on page 5 of this data sheet.

Maximum ratings are those values beyond which device damage can occur.

Maximum ratings applied to the device are individual stress limit values (not

normal operating conditions) and are not valid simultaneously. If these limits are

exceeded, device functional operation is not implied, damage may occur and

reliability may be affected.

1. Temperature Derating:

Plastic “P and D/DW” Packages: – 7.0 mW/_C From 65_C To 125_C

This device contains protection circuitry to guard against damage due to high

static voltages or electric fields. However, precautions must be taken to avoid

applications of any voltage higher than maximum rated voltages to this

high−impedance circuit. For proper operation, V

and V

out

should be constrained

to the range V

or V

out

)

Unused inputs must always be tied to an appropriate logic voltage level

(e.g., either V

or V

). Unused outputs must be left open.

*For additional information on our Pb−Free strategy and soldering details, please

download the ON Semiconductor Soldering and Mounting Techniques

Reference Manual, SOLDERRM/D.

Semiconductor Components Industries, LLC, 2005

August, 2005 − Rev. 6

Publication Order Number:

MC14043B/D

MC14043B Related Products

	MC14043B	MC14043B_05	MC14044B	MC14044BDR2
Description	4000/14000/40000 SERIES, HIGH LEVEL TRIGGERED R-S LATCH, TRUE OUTPUT, PDSO16	4000/14000/40000 SERIES, HIGH LEVEL TRIGGERED R-S LATCH, TRUE OUTPUT, PDSO16	4000/14000/40000 SERIES, HIGH LEVEL TRIGGERED R-S LATCH, TRUE OUTPUT, PDSO16	4000/14000/40000 SERIES, HIGH LEVEL TRIGGERED R-S LATCH, TRUE OUTPUT, PDSO16
Number of functions	1	1	1	1
Number of terminals	16	16	16	16
Maximum operating temperature	125 Cel	125 Cel	125 Cel	125 °C
Minimum operating temperature	-55 Cel	-55 Cel	-55 Cel	-55 °C
surface mount	Yes	Yes	Yes	YES
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING
Terminal location	DUAL	DUAL	DUAL	DUAL
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY
series	4000/14000/40000	4000/14000/40000	4000/14000/40000	4000/14000/40000
Output characteristics	3-ST	3-ST	3-ST	3-STATE
Number of digits	4	4	4	4
Output polarity	TRUE	TRUE	TRUE	TRUE
Trigger type	HIGH LEVEL	HIGH LEVEL	HIGH LEVEL	LOW LEVEL
Maximum supply/operating voltage	18 V	18 V	18 V	-
Minimum supply/operating voltage	3 V	3 V	3 V	-
Rated supply voltage	5 V	5 V	5 V	-
Processing package description	ROHS COMPLIANT, PLASTIC, SOIC-16	ROHS COMPLIANT, PLASTIC, SOIC-16	ROHS COMPLIANT, PLASTIC, SOIC-16	-
Lead-free	Yes	Yes	Yes	-
EU RoHS regulations	Yes	Yes	Yes	-
China RoHS regulations	Yes	Yes	Yes	-
state	ACTIVE	ACTIVE	ACTIVE	-
Craftsmanship	CMOS	CMOS	CMOS	-
packaging shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	-
Package Size	SMALL OUTLINE	SMALL OUTLINE	SMALL OUTLINE	-
Terminal spacing	1.27 mm	1.27 mm	1.27 mm	-
terminal coating	MATTE TIN	MATTE TIN	MATTE TIN	-
Packaging Materials	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-
Logic IC type	R-S LATCH	R-S LATCH	R-S LATCH	-
propagation delay TPD	350 ns	350 ns	350 ns	-

Recommended Resources

Temperature control system block diagram

Photoelectric control attenuation circuit b

Phase failure protection circuit for detecting line current Part 5

Application of TH103 in three-phase AC motor voltage and speed regulation system

Thermal wire circuit diagram B

Resonant switch original buried

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components