GS8662T07BGD-350I datasheet, PDF

Datasheet> All Categories > storage> storage> GS8662T07BGD-350I

GS8662T07BGD-350I: DescriptionDDR SRAM, 8MX8, 0.45ns, CMOS, PBGA165, FBGA-165; Categorystorage storage; File Size433KB，29 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/; Environmental Compliance

Download Datasheet Parametric View All

GS8662T07BGD-350I Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	GS8662T07BGD-350I	-	-	View	Buy Now

GS8662T07BGD-350I Overview

DDR SRAM, 8MX8, 0.45ns, CMOS, PBGA165, FBGA-165

GS8662T07BGD-350I Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Parts packaging code	BGA
package instruction	LBGA,
Contacts	165
Reach Compliance Code	compliant
ECCN code	3A991.B.2.B
Factory Lead Time	8 weeks
Is Samacsys	N
Maximum access time	0.45 ns
Other features	PIPELINED ARCHITECTURE, LATE WRITE
JESD-30 code	R-PBGA-B165
length	15 mm
memory density	67108864 bit
Memory IC Type	DDR SRAM
memory width	8
Number of functions	1
Number of terminals	165
word count	8388608 words
character code	8000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	8MX8
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	1.4 mm
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	13 mm
Base Number Matches	1

Preview

Download Datasheet

View All

GS8662T07/10/19/37BD-450/400/350/333/300

165-Bump BGA

Commercial Temp

Industrial Temp

Features

• 2.0 Clock Latency

• Simultaneous Read and Write SigmaDDR™ Interface

• Common I/O bus

• JEDEC-standard pinout and package

• Double Data Rate interface

• Byte Write controls sampled at data-in time

• Burst of 2 Read and Write

• On-Die Termination (ODT) on Data (D), Byte Write (BW),

and Clock (K, K) inputs

• 1.8 V +100/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

• Pipelined read operation with self-timed Late Write

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• Data Valid pin (QVLD) Support

• IEEE 1149.1 JTAG-compliant Boundary Scan

• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package

• RoHS-compliant 165-bump BGA package available

72Mb SigmaDDR-II+

Burst of 2 SRAM

450 MHz–300 MHz

1.8 V V

1.8 V or 1.5 V I/O

SRAMs. The GS8662T07/10/19/37BD SigmaDDR-II+

SRAMs are just one element in a family of low power, low

voltage HSTL I/O SRAMs designed to operate at the speeds

needed to implement economical high performance

networking systems.

Clocking and Addressing Schemes

The GS8662T07/10/19/37BD SigmaDDR-II+ SRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer.

Each internal read and write operation in a SigmaDDR-II+ B2

RAM is two times wider than the device I/O bus. An input data

bus de-multiplexer is used to accumulate incoming data before

it is simultaneously written to the memory array. An output

data multiplexer is used to capture the data produced from a

single memory array read and then route it to the appropriate

output drivers as needed. Therefore, the address field of a

SigmaDDR-II+ B2 RAM is always one address pin less than

the advertised index depth (e.g., the 8M x 8 has an 4M

addressable index).

SigmaDDR™ Family Overview

The GS8662T07/10/19/37BD are built in compliance with the

SigmaDDR-II+ SRAM pinout standard for Common I/O

synchronous SRAMs. They are 75,497,472-bit (72Mb)

Parameter Synopsis

-450

tKHKH

tKHQV

2.22 ns

0.45 ns

-400

2.5 ns

0.45 ns

-350

2.86 ns

0.45 ns

-333

3.0 ns

0.45 ns

-300

3.3 ns

0.45 ns

Rev: 1.02b 11/2011

1/29

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Recommended Resources

Address decoding interface circuit

CCD analog output signal processing circuit diagram

LT1086 application circuit diagram

SFH640 type 5.3KV high collective breakdown voltage optical coupling circuit

Satellite receiver MAC interface circuit

Electronic sanitary cabinet circuit

Will power management integrated circuits (PMIC) be the mainstream direction in the future?: A flexible, streamlined programming flow enables designers to apply a single IC to a variety of use cases, helping manufacturers reduce time to market and bill of materials costs. Power management int...; alan000345 RF/Wirelessly

Some experience on DSP parallel FLASH booting: A few days ago, my homemade DSP board was successfully booted, and I have been planning to write about this for a long time. The DSP I used is 5416, and with it as the core, I made a relatively indepe...; fish001 DSP and ARM Processors

Where can I find the meaning of TI chip suffixes?: For example, the packaging information in the ADS1256 manual mentions two types with suffixes IDBR and IDBT. R and T should be the abbreviations of REEL and TUBE, but there are also IDBRG4 and IDBTG4,...; babyrabbit1234 TI Technology Forum

What is the minimum power consumption of the Zigbee module?: This content is originally created by Feihong Taxue , a user on the EEWORLD forum. If you want to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the sourc...; 飞鸿踏雪 RF/Wirelessly

Summary of EMC principles for PCB design: Differential mode current and common mode currentradiation generation : current causes radiation, not voltage, static charge generates electrostatic field, constant current generates magnetic field, a...; ohahaha PCB Design

TI UCC28782 makes a miniaturized adapter: 1. Fast charging drives adapter miniaturization In recent years, with the popularity of mobile phone fast charging technology and USB Type C PD, the charging power of portable electronic devices such ...; qwqwqw2088 Analogue and Mixed Signal

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components