HES025ZD-ANT8 datasheet, PDF - EEWORLD Datasheet

HES025ZD-ANT8: DescriptionDC-DC Regulated Power Supply Module, 1 Output, 150W, Hybrid, HALF BRICK PACKAGE-9; CategoryPower/power management The power supply circuit; File Size295KB，3 Pages; ManufacturerBel Fuse; Environmental Compliance

Download Datasheet Parametric View All

HES025ZD-ANT8 Overview

DC-DC Regulated Power Supply Module, 1 Output, 150W, Hybrid, HALF BRICK PACKAGE-9

Parameter Name	Attribute value
Brand Name	Power-One
Is it Rohs certified?	conform to
Maker	Bel Fuse
Parts packaging code	MODULE
package instruction	,
Contacts	9
Reach Compliance Code	compliant
ECCN code	EAR99
Is Samacsys	N
Analog Integrated Circuits - Other Types	DC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage	72 V
Minimum input voltage	36 V
Nominal input voltage	48 V
JESD-30 code	R-XUFM-P9
Number of functions	1
Output times	1
Number of terminals	9
Maximum operating temperature	100 °C
Minimum operating temperature	-40 °C
Maximum output voltage	2.75 V
Minimum output voltage	2.25 V
Nominal output voltage	2.5 V
Package body material	UNSPECIFIED
Package shape	RECTANGULAR
Package form	FLANGE MOUNT
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
surface mount	NO
technology	HYBRID
Temperature level	INDUSTRIAL
Terminal form	PIN/PEG
Terminal location	UPPER
Maximum time at peak reflow temperature	NOT SPECIFIED
Maximum total power output	150 W
Fine-tuning/adjustable output	YES
Base Number Matches	1

USB interruption transfer problem: I made a USB board, the built-in USB of STM32F103C8T6. The interrupt transmission can be enumerated successfully, and the data can be sent out. The current maximum number of data transmissions is 64, ...; chenbingjy stm32/stm8

Setting the switching frequency of the switching power supply chip LTM4613: The following figure is a classic routine of LTM4613. Why is the calculated switching frequency not correct? Please explain....; 928083047 Analog electronics

Does the power layer of a four-layer board need to be made into a complete plane?: Generally, the order of a four-layer board is: signal layer - ground layer - power layer - signal layer; In order to ensure the minimum loop path, the stratum needs to remain a complete piece; So, doe...; sfcsdc PCB Design

I heard that every type of software has a chain of contempt...: There is a contempt chain about C language, JAVA and other languages used in the programmer community. Similarly, in the eyes of PCB design engineers, CAD software also has the same B-tearing link. Th...; okhxyyo PCB Design

RSL-10 development environment construction: [i=s]This post was last edited by Purple Sky on 2021-5-17 14:03[/i]Link to ON Semiconductor's official IDE: Link: https://pan.baidu.com/s/1HihO1gceWMOixCnYgR8aGg Extraction code: 0btw The installation...; 紫色的天空 onsemi and Avnet IoT Innovation Design Competition

[Help] TD4.6.6-64bit cannot use the ChipWatcher (logic analyzer) function: Follow the instructions in the manual to open "ChipWatcher". I get a prompt "Please run flow to generate bit before using chip watcher...", which is red and looks like an error warning, which is diffe...; littleshrimp FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components