NC7SZ00L6X datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> NC7SZ00L6X

NC7SZ00L6X: DescriptionLVC/LCX/Z SERIES, 2-INPUT NAND GATE, PDSO6; Categorylogic logic; File Size132KB，9 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

NC7SZ00L6X Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	NC7SZ00L6X	-	-	View	Buy Now

NC7SZ00L6X Overview

LVC/LCX/Z SERIES, 2-INPUT NAND GATE, PDSO6

NC7SZ00L6X Parametric

Parameter Name	Attribute value
Brand Name	Fairchild Semiconduc
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	MICROPAK MLP
package instruction	1 MM, MO-252UAAD, MICROPACK-6
Contacts	6
Manufacturer packaging code	6LD, MICROPAK, JEDEC MO-252, 1.0MM WIDE - MLP (PREMOLDED)
Reach Compliance Code	unknow
ECCN code	EAR99
series	LVC/LCX/Z
JESD-30 code	R-PDSO-N6
JESD-609 code	e4
length	1.45 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	NAND GATE
MaximumI(ol)	0.024 A
Humidity sensitivity level	1
Number of functions	1
Number of entries	2
Number of terminals	6
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	VSON
Encapsulate equivalent code	SOLCC6,.04,20
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, VERY THIN PROFILE
method of packing	TAPE AND REEL
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Prop。Delay @ Nom-Su	5.2 ns
propagation delay (tpd)	12 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	0.55 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	1.65 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	1 mm
Base Number Matches	1

Preview

Download Datasheet

View All

NC7SZ00 TinyLogic£ UHS 2-Input NAND Gate

October 1996

Revised February 2005

NC7SZ00

TinyLogic£ UHS 2-Input NAND Gate

General Description

The NC7SZ00 is a single 2-Input NAND Gate from

Fairchild's Ultra High Speed Series of TinyLogic

. The

device is fabricated with advanced CMOS technology to

achieve ultra high speed with high output drive while main-

taining low static power dissipation over a broad V

oper-

ating range. The device is specified to operate over the

1.65V to 5.5V V

operating range. The inputs and output

are high impedance when V

is 0V. Inputs tolerate volt-

ages up to 6V independent of V

operating voltage.

Features

■

Space saving SOT23 or SC70 5-lead package

■

Ultra small MicroPak

Pb-Free leadless package

■

Ultra High Speed; t

2.4 ns typ into 50 pF at 5V V

■

High Output Drive;

24 mA at 3V V

■

Broad V

Operating Range; 1.65V–5.5V

■

Matches the performance of LCX when operated at

3.3V V

■

Power down high impedance inputs/output

■

Overvoltage tolerant inputs facilitate 5V to 3V translation

■

Patented noise/EMI reduction circuitry implemented

Ordering Code:

Order Number

NC7SZ00M5X

NC7SZ00M5_NL

(Note 1)

NC7SZ00M5X_NL

(Note 2)

NC7SZ00P5X

NC7SZ00P5_NL

(Note 1)

NC7SZ00P5X_NL

(Note 2)

NC7SZ00L6X

Package

Number

MA05B

MAA05A

MAC06A

Product Code

Top Mark

7Z00

Z00

Package Description

5-Lead SOT23, JEDEC MO-178, 1.6mm

Pb-Free 5-Lead SOT23, JEDEC MO-178,

1.6mm

Pb-Free 5-Lead SOT23, JEDEC MO-178,

1.6mm

5-Lead SC70, EIAJ SC-88a, 1.25mm Wide

Pb-Free 6-Lead MicroPak, 1.0mm Wide

Supplied As

3k Units on Tape and Reel

5k Units on Tape and Reel

Pb-Free package per JEDEC J-STD-020B.

Note 1:

“_NL” indicates lead-free product (per JEDEC J-STD-020B).

Note 2:

“_NL” indicates lead-free product (per JEDEC J-STD-020B). Device is available in Tape and Reel only.

TinyLogic

is a registered trademark of Fairchild Semiconductor Corporation.

MicroPak

is a trademark of Fairchild Semiconductor Corporation.

DS012156

www.fairchildsemi.com

NC7SZ00L6X Related Products

	NC7SZ00L6X	NC7SZ00	NC7SZ00_05	NC7SZ00M5_NL	NC7SZ00P5X_NL	NC7SZ00M5X_NL
Description	LVC/LCX/Z SERIES, 2-INPUT NAND GATE, PDSO6	LVC/LCX/Z SERIES, 2-INPUT NAND GATE, PDSO5	LVC/LCX/Z SERIES, 2-INPUT NAND GATE, PDSO5	LVC/LCX/Z SERIES, 2-INPUT NAND GATE, PDSO5	LVC/LCX/Z SERIES, 2-INPUT NAND GATE, PDSO5	LVC/LCX/Z SERIES, 2-INPUT NAND GATE, PDSO5
series	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z	LVC/LCX/Z
Number of functions	1	1	1	1	1	1
Number of terminals	6	5	5	5	5	5
Maximum operating temperature	85 °C	85 Cel	85 Cel	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 Cel	-40 Cel	-40 °C	-40 °C	-40 °C
surface mount	YES	Yes	Yes	YES	YES	YES
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	NO LEAD	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Is it Rohs certified?	conform to	-	-	conform to	conform to	conform to
Parts packaging code	MICROPAK MLP	-	-	SOIC	SOIC	SOIC
package instruction	1 MM, MO-252UAAD, MICROPACK-6	-	-	LSSOP, TSOP5/6,.11,37	TSSOP, TSSOP5/6,.08	LSSOP, TSOP5/6,.11,37
Contacts	6	-	-	5	5	5
Reach Compliance Code	unknow	-	-	compli	compli	compli
JESD-30 code	R-PDSO-N6	-	-	R-PDSO-G5	R-PDSO-G5	R-PDSO-G5
JESD-609 code	e4	-	-	e3	e3	e3
length	1.45 mm	-	-	2.9 mm	2 mm	2.9 mm
Load capacitance (CL)	50 pF	-	-	50 pF	50 pF	50 pF
Logic integrated circuit type	NAND GATE	-	-	NAND GATE	NAND GATE	NAND GATE
MaximumI(ol)	0.024 A	-	-	0.024 A	0.024 A	0.024 A
Humidity sensitivity level	1	-	-	1	1	1
Number of entries	2	-	-	2	2	2
Package body material	PLASTIC/EPOXY	-	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	VSON	-	-	LSSOP	TSSOP	LSSOP
Encapsulate equivalent code	SOLCC6,.04,20	-	-	TSOP5/6,.11,37	TSSOP5/6,.08	TSOP5/6,.11,37
Package shape	RECTANGULAR	-	-	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, VERY THIN PROFILE	-	-	SMALL OUTLINE, LOW PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260	-	-	260	260	260
power supply	3.3 V	-	-	3.3 V	3.3 V	3.3 V
Prop。Delay @ Nom-Su	5.2 ns	-	-	5.2 ns	5.2 ns	5.2 ns
propagation delay (tpd)	12 ns	-	-	12 ns	12 ns	12 ns
Certification status	Not Qualified	-	-	Not Qualified	Not Qualified	Not Qualified
Schmitt trigger	NO	-	-	NO	NO	NO
Maximum seat height	0.55 mm	-	-	1.4 mm	1.1 mm	1.4 mm
Maximum supply voltage (Vsup)	5.5 V	-	-	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	1.65 V	-	-	1.65 V	1.65 V	1.65 V
Nominal supply voltage (Vsup)	1.8 V	-	-	1.8 V	1.8 V	1.8 V
technology	CMOS	-	-	CMOS	CMOS	CMOS
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	-	-	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)
Terminal pitch	0.5 mm	-	-	0.95 mm	0.65 mm	0.95 mm
Maximum time at peak reflow temperature	NOT SPECIFIED	-	-	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	1 mm	-	-	1.6 mm	1.25 mm	1.6 mm

Recommended Resources

Zero-crossing trigger circuit design based on thyristor

Fully automatic washing machine motor drive schematic diagram

Crystal diode-capacitor double boost circuit (1)

Multi-channel coding remote control switch receiving control circuit

Voltage controlled oscillator composed of current mode op amp

Micropower battery-driven temperature sensor

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components