IS61LF12836EC-7.5TQLI datasheet, PDF

Datasheet> All Categories > storage> storage> IS61LF12836EC-7.5TQLI

IS61LF12836EC-7.5TQLI: DescriptionCache SRAM, 128KX36, 7.5ns, CMOS, PQFP100, TQFP-100; Categorystorage storage; File Size2MB，36 Pages; ManufacturerIntegrated Silicon Solution ( ISSI ); Environmental Compliance

Download Datasheet Parametric Compare View All

IS61LF12836EC-7.5TQLI Overview

Cache SRAM, 128KX36, 7.5ns, CMOS, PQFP100, TQFP-100

IS61LF12836EC-7.5TQLI Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Parts packaging code	QFP
package instruction	LQFP, QFP100,.63X.87
Contacts	100
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Factory Lead Time	10 weeks
Is Samacsys	N
Maximum access time	7.5 ns
Maximum clock frequency (fCLK)	117 MHz
I/O type	COMMON
JESD-30 code	R-PQFP-G100
JESD-609 code	e3
length	20 mm
memory density	4718592 bit
Memory IC Type	CACHE SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	100
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	128KX36
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP100,.63X.87
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
power supply	2.5/3.3,3.3 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum standby current	0.085 A
Minimum standby current	3.14 V
Maximum slew rate	0.17 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	10
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

IS61(4)LF12836EC/IS61(4)VF12836EC/IS61(4)LF12832EC

IS61(4)VF12832EC/IS61(4)LF25618EC/IS61(4)VF25618EC

128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS FLOW-THROUGH

SRAM

APRIL 2017

FEATURES



Internal self-timed write cycle

Individual Byte Write Control and Global Write

Clock controlled, registered address, data and

control

Burst sequence control using MODE input

Three chip enable option for simple depth

expansion and address pipelining

Common data inputs and data outputs

Auto Power-down during deselect

Single cycle deselect

Snooze MODE for reduced-power standby

JEDEC 100-pin QFP, 165-ball BGA and 119-ball

BGA packages

Power supply:

LF: V

3.3V (± 5%), V

DDQ

3.3V/2.5V (± 5%)

VF: V

2.5V (± 5%), V

DDQ

2.5V (± 5%)

JTAG Boundary Scan for BGA packages

Industrial and Automotive temperature support

Lead-free available

Error Detection and Error Correction

DESCRIPTION

The 4Mb product family features high-speed, low-power

synchronous static RAMs designed to provide burstable,

high-performance memory for communication and

networking applications. The

IS61(64)LF/VF12836EC

are

organized as

131,072

words by 36bits. The

IS61(64)LF/VF12832EC

are organized as

131,072

words by

32bits. The

IS61(64)LF/VF25618EC

are organized as

262,144

words by 18 bits. Fabricated with ISSI's advanced CMOS

technology, the device integrates a 2-bit burst counter,

high-speed SRAM core, and high-drive capability outputs

into a single monolithic circuit. All synchronous inputs pass

through registers controlled by a positive-edge-triggered

single clock input.

Write cycles are internally self-timed and are initiated by

the rising edge of the clock input. Write cycles can be one

to four bytes wide as controlled by the write control inputs.

Separate byte enables allow individual bytes to be written.

The byte write operation is performed by using the byte

write enable (/BWE) input combined with one or more

individual byte write signals (/BWx). In addition, Global

Write (/GW) is available for writing all bytes at one time,

regardless of the byte write controls.

Bursts can be initiated with either /ADSP (Address Status

Processor) or /ADSC (Address Status Cache Controller)

input pins. Subsequent burst addresses can be generated

internally and controlled by the /ADV (burst address

advance) input pin.

The mode pin is used to select the burst sequence order.

Linear burst is achieved when this pin is tied LOW.

Interleave burst is achieved when this pin is tied HIGH or

left floating.

FAST ACCESS TIME

Symbol

tKQ

tKC

Parameter

Clock Access Time

Cycle time

Frequency

-6.5

6.5

7.5

133

-7.5

7.5

8.5

117

Units

MHz

without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to

obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can

reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such

applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

Integrated Silicon Solution, Inc.- www.issi.com

Rev. C2

04/14/2017

IS61LF12836EC-7.5TQLI Related Products

	IS61LF12836EC-7.5TQLI	IS64LF12832EC-7.5TQLA3	IS64LF12836EC-7.5B3LA3
Description	Cache SRAM, 128KX36, 7.5ns, CMOS, PQFP100, TQFP-100	Cache SRAM, 128KX32, 7.5ns, CMOS, PQFP100, TQFP-100	Cache SRAM, 128KX36, 7.5ns, CMOS, PBGA165, TFBGA-165
Is it Rohs certified?	conform to	conform to	conform to
Parts packaging code	QFP	QFP	BGA
package instruction	LQFP, QFP100,.63X.87	LQFP, QFP100,.63X.87	TBGA, BGA165,11X15,40
Contacts	100	100	165
Reach Compliance Code	compliant	compliant	compliant
ECCN code	3A991.B.2.A	3A991.B.2.A	3A991.B.2.A
Factory Lead Time	10 weeks	12 weeks	12 weeks
Maximum access time	7.5 ns	7.5 ns	7.5 ns
Maximum clock frequency (fCLK)	117 MHz	117 MHz	117 MHz
I/O type	COMMON	COMMON	COMMON
JESD-30 code	R-PQFP-G100	R-PQFP-G100	R-PBGA-B165
JESD-609 code	e3	e3	e1
length	20 mm	20 mm	15 mm
memory density	4718592 bit	4194304 bit	4718592 bit
Memory IC Type	CACHE SRAM	CACHE SRAM	CACHE SRAM
memory width	36	32	36
Humidity sensitivity level	3	3	3
Number of functions	1	1	1
Number of terminals	100	100	165
word count	131072 words	131072 words	131072 words
character code	128000	128000	128000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	85 °C	125 °C	125 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C
organize	128KX36	128KX32	128KX36
Output characteristics	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LQFP	LQFP	TBGA
Encapsulate equivalent code	QFP100,.63X.87	QFP100,.63X.87	BGA165,11X15,40
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK, LOW PROFILE	FLATPACK, LOW PROFILE	GRID ARRAY, THIN PROFILE
Parallel/Serial	PARALLEL	PARALLEL	PARALLEL
Peak Reflow Temperature (Celsius)	260	260	260
power supply	2.5/3.3,3.3 V	2.5/3.3,3.3 V	2.5/3.3,3.3 V
Certification status	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.6 mm	1.6 mm	1.2 mm
Maximum standby current	0.085 A	0.1 A	0.1 A
Minimum standby current	3.14 V	3.14 V	3.14 V
Maximum slew rate	0.17 mA	0.185 mA	0.185 mA
Maximum supply voltage (Vsup)	3.465 V	3.465 V	3.465 V
Minimum supply voltage (Vsup)	3.135 V	3.135 V	3.135 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	YES
technology	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	AUTOMOTIVE	AUTOMOTIVE
Terminal surface	Matte Tin (Sn)	Matte Tin (Sn)	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	GULL WING	GULL WING	BALL
Terminal pitch	0.65 mm	0.65 mm	1 mm
Terminal location	QUAD	QUAD	BOTTOM
Maximum time at peak reflow temperature	10	10	10
width	14 mm	14 mm	13 mm
Maker	-	Integrated Silicon Solution ( ISSI )	Integrated Silicon Solution ( ISSI )
Filter level	-	AEC-Q100	AEC-Q100

Recommended Resources

Incandescent lamp life extension circuit 2

H power bidirectional current detection circuit

Electric vehicle thyristor pulse speed regulation circuit

Inclination sensor amplification circuit diagram

Driver buzzer application circuit with 5 flashing LEDs

Computer motherboard circuit diagram 810 2_22

Goodbye 2019, hello 2020. Let’s just say goodbye to 2019 and roll up our sleeves to work on the days we hope to live in 2020~: [i=s]This post was last edited by huqingbobo on 2020-1-5 21:51[/i]2019 may be the worst year in the past ten years, but it is the best year in the next ten years. This is the most heartbreaking senten...; huqingbobo Talking

Ask about high power DCDC step-down circuit: [i=s]This post was last edited by Baboerben on 2021-12-27 08:48[/i]The following is a high-power DCDC step-down circuit, which is controlled by TL494 and has an output of 12.5V , an input of 18-35V , ...; 灞波儿奔 Power technology

Using an oscilloscope to measure the waveform of the automobile knock sensor and analyze it: Knock is an abnormal combustion phenomenon caused by the spontaneous combustion of the terminal mixture in the combustion chamber of a gasoline engine. Knock not only produces a sharp knocking sound, ...; Micsig麦科信 Automotive Electronics

Disassembly of Japan Riken RP-GX-86 portable composite gas detector: Disassembly of Japan Riken RP-GX-86 portable composite gas detector...; ylyfxzsx Creative Market

Using a single chip microcomputer to read out segment code LCD: [i=s]This post was last edited by warlock1998 on 2022-6-15 13:56[/i]Carry out secondary development of existing products and read out the data of the segment code display screen. My method: Use a sing...; warlock1998 Test/Measurement

dsp28335 SCI Summary (Serial One-Step Communication): 1. Serial transmission 1) Simplex: One-way data transmission, can only send or receive (1 data line) 2) Half-duplex: Data transmission is bidirectional, but at any time, only one data line can be sent...; Aguilera DSP and ARM Processors

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components