0464-0350-01 datasheet, PDF - EEWORLD Datasheet

0464-0350-01: DescriptionActive Delay Line, 1-Func, 1-Tap, Complementary Output, ECL, PDIP6, DIP-16/6; Categorylogic logic; File Size49KB，1 Pages; ManufacturerBel; Websitehttp://www.belfuse.com

Download Datasheet Parametric View All

0464-0350-01 Overview

Active Delay Line, 1-Func, 1-Tap, Complementary Output, ECL, PDIP6, DIP-16/6

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Bel
Parts packaging code	DIP
package instruction	DIP-16/6
Contacts	16/6
Reach Compliance Code	not_compliant
Is Samacsys	N
Other features	INPUT RISE TIME 2NS
series	10K
Input frequency maximum value (fmax)	1.42857 MHz
JESD-30 code	R-PDIP-T6
JESD-609 code	e0
Logic integrated circuit type	ACTIVE DELAY LINE
Number of functions	1
Number of taps/steps	1
Number of terminals	6
Maximum operating temperature	85 °C
Minimum operating temperature	-30 °C
Output characteristics	OPEN-EMITTER
Output polarity	COMPLEMENTARY
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP6/16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	-5.2 V
programmable delay line	NO
Prop。Delay @ Nom-Sup	350 ns
Certification status	Not Qualified
Maximum seat height	6.985 mm
surface mount	NO
technology	ECL
Temperature level	OTHER
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	350 ns
width	7.62 mm
Base Number Matches	1

Design method of high-speed graphics frame storage using DSP+FPGA architecture: Frame memory is the data channel between the graphics processor and the display device. All the graphic data to be displayed is first stored in the frame memory and then sent out for display. Therefor...; fish001 DSP and ARM Processors

Why can the defined pointer be used as an array?: /*Clear screen function--clear the entire screen to the same color*/void lcd_clear(unsigned int color){unsigned int num;unsigned int i = 0;unsigned int *startaddr = (unsigned int*)tftlcd_dev.framebuff...; shijizai Linux and Android

Have you ever used the YU4215 chip, SMD SO-8 package?: Have you ever used the YU4215 chip, SMD SO-8 package?...; 蓝雨夜 Automotive Electronics

Pingtouge RISC-V Development Board--STEP2--Intelligent Voltage and Current Acquisition Controller Design Preparation Part 1: [i=s]This post was last edited by ylyfxzsx on 2022-3-23 21:03[/i]Since my main work is in testing instruments and I have a lot of dealings with factories, I plan to use the Pingtou Ge development boar...; ylyfxzsx XuanTie RISC-V Activity Zone

max30102 MCU selection: The problem of selecting a single-chip microcomputer. I only need to control a sensor max30102. The sensor needs to process uint32_t data. It is probably inconvenient to use a 51 single-chip microcomp...; 1nnocent stm32/stm8

Switch Mode Power Supply Board Layout Example: Optimizing the circuit board layout is an important aspect when designing a switch-mode power supply. Proper layout ensures that the switching regulator maintains stable operation and minimizes radiat...; qwqwqw2088 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components