EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

PTLV9352IDR

Description
40-V, dual 3.5MHz, RRO, MUX-friendly operational amplifier for cost-sensitive systems 8-SOIC -40 to 125
CategoryAnalog mixed-signal IC    Amplifier circuit   
File Size3MB,45 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Stay tuned Parametric Compare

PTLV9352IDR Overview

40-V, dual 3.5MHz, RRO, MUX-friendly operational amplifier for cost-sensitive systems 8-SOIC -40 to 125

PTLV9352IDR Parametric

Parameter NameAttribute value
Brand NameTexas Instruments
MakerTexas Instruments
package instructionSOP,
Reach Compliance Codeunknown
Amplifier typeOPERATIONAL AMPLIFIER
Minimum Common Mode Rejection Ratio95 dB
Nominal Common Mode Rejection Ratio110 dB
Maximum input offset voltage2000 µV
JESD-30 codeR-PDSO-G8
length4.905 mm
Negative supply voltage upper limit-21 V
Number of functions2
Number of terminals8
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Maximum seat height1.75 mm
Nominal slew rate20 V/us
Maximum slew rate1.6 mA
Supply voltage upper limit21 V
surface mountYES
Temperature levelAUTOMOTIVE
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Nominal Uniform Gain Bandwidth3500 kHz
width3.895 mm

PTLV9352IDR Related Products

PTLV9352IDR PTLV9352IPWR TLV9352 TLV9352IDR TLV9352IPWR
Description 40-V, dual 3.5MHz, RRO, MUX-friendly operational amplifier for cost-sensitive systems 8-SOIC -40 to 125 40-V, dual 3.5MHz, RRO, MUX-friendly operational amplifier for cost-sensitive systems 8-TSSOP -40 to 125 40-V, dual 3.5MHz, RRO, MUX-friendly operational amplifier for cost-sensitive systems 8-SOIC -40 to 125 40-V, dual 3.5MHz, RRO, MUX-friendly operational amplifier for cost-sensitive systems 8-SOIC -40 to 125 40-V, dual 3.5MHz, RRO, MUX-friendly operational amplifier for cost-sensitive systems 8-TSSOP -40 to 125
CMRR(Min)(dB) - - 95 95 95
Features - - Cost Optimized,EMI Hardened Cost Optimized,EMI Hardened Cost Optimized,EMI Hardened
Input bias current(Typ)(pA) - - 10 10 10
Rail-to-rail - - In to V-,Out In to V-,Out In to V-,Out
Rating - - Catalog Catalog Catalog
Slew rate(Typ)(V/us) - - 20 20 20
GBW(Typ)(MHz) - - 3.5 3.5 3.5
Iq per channel(Max)(mA) - - 0.8 0.8 0.8
Iq per channel(Typ)(mA) - - 0.65 0.65 0.65
Package Group - - SOIC|8,TSSOP|8 SOIC|8,TSSOP|8 SOIC|8,TSSOP|8
Total supply voltage(Min)(+5V=5, +/-5V=10) - - 4.5 4.5 4.5
Total supply voltage(Max)(+5V=5, +/-5V=10) - - 40 40 40
Architecture - - CMOS CMOS CMOS
Vos (offset voltage @ 25 C)(Max)(mV) - - 1.8 1.8 1.8
Output current(Typ)(mA) - - 60 60 60
Number of channels(#) - - 2 2 2
CMRR(Typ)(dB) - - 110 110 110
Offset drift(Typ)(uV/C) - - 1.5 1.5 1.5
Operating temperature range(C) - - -40 to 125 -40 to 125 -40 to 125
Vn at 1 kHz(Typ)(nV/rtHz) - - 15 15 15
Approx. price(US$) - - 0.37 | 1ku 0.37 | 1ku 0.37 | 1ku

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号