GENERAL DESCRIPTION ............................................................................................................................................ 6
FEATURES .................................................................................................................................................................... 6
ORDER INFORMATION ................................................................................................................................................ 7
Simplified LPDDR2 State Diagram .............................................................................................................................. 13
7.1.1
7.2.1
7.2.2
7.2.3
7.2.4
7.2.5
7.2.6
7.2.7
Simplified LPDDR2 Bus Interface State Diagram ......................................................................................................... 14
Power Ramp and Device Initialization.......................................................................................................................... 15
Timing Parameters for Initialization .............................................................................................................................. 17
Power Ramp and Initialization Sequence .................................................................................................................... 17
Initialization after Reset (without Power ramp) ............................................................................................................. 18
Burst Sequence by Burst Length (BL), Burst Type (BT), and Warp Control (WC) .............................................. 21
Non Wrap Restrictions ...................................................................................................................................... 21
Command Input Setup and Hold Timing............................................................................................................ 27
CKE Input Setup and Hold Timing .................................................................................................................... 28
Read and Write Access Modes.................................................................................................................................... 28
Reads Interrupted by a Read....................................................................................................................................... 34
Writes Interrupted by a Write ....................................................................................................................................... 37
Write Data Mask .......................................................................................................................................................... 39
Write Data Mask Timing .................................................................................................................................... 39
Bank Selection for Precharge by Address Bits .................................................................................................. 40
Burst Read Operation Followed by Precharge ............................................................................................................. 40
Burst Read Followed by Precharge: RL = 3, BL = 8, RU(tRTP(min)/tCK) = 2 .................................................... 41
Burst Read Followed by Precharge: RL = 3, BL = 4, RU(tRTP(min)/tCK) = 3 .................................................... 41
Burst Write Followed by Precharge ............................................................................................................................. 42
Burst Write Followed by Precharge: WL = 1, BL = 4.......................................................................................... 42
Auto Precharge Operation ........................................................................................................................................... 43
Burst Read with Auto-Precharge ................................................................................................................................. 43
Burst Write with Auto-Precharge.................................................................................................................................. 44
Definition of tSRF .............................................................................................................................................. 48
Allowable Transition from Repetitive Burst Refresh ........................................................................................... 50
NOT-Allowable Transition from Repetitive Burst Refresh .................................................................................. 51
Recommended Self-Refresh Entry and Exit ...................................................................................................... 51
All Bank Refresh Operation............................................................................................................................... 52
Per Bank Refresh Operation ............................................................................................................................. 52
Burst Write Followed by MRR: RL = 3, WL = 1, BL = 4 ..................................................................................... 57
Temperature Sensor.................................................................................................................................................... 58
Temperature Sensor Timing ............................................................................................................................. 59
Refresh to Refresh Timing with CKE Intensive Environment ............................................................................. 66
Read to Power-Down Entry............................................................................................................................... 67
Read with Auto Precharge to Power-Down Entry .............................................................................................. 67
Write to Power-Down Entry ............................................................................................................................... 68
Write with Auto Precharge to Power-Down Entry .............................................................................................. 68
Refresh Command to Power-Down Entry.......................................................................................................... 69
Activate Command to Power-Down Entry ......................................................................................................... 69
Precharge/Precharge-All Command to Power-Down Entry ............................................................................... 69
Mode Register Read to Power-Down Entry ....................................................................................................... 70
MRW Command to Power-Down Entry ............................................................................................................. 70
Deep Power-Down ...................................................................................................................................................... 70
Deep Power Down Entry and Exit Timing.......................................................................................................... 71
Input Clock Stop and Frequency Change .................................................................................................................... 71
No Operation Command .............................................................................................................................................. 72
Command Truth Table................................................................................................................................................. 73
CKE Truth Table.......................................................................................................................................................... 74
Current State Bank n - Command to Bank n Truth Table ............................................................................................. 75
Current State Bank n - Command to Bank m Truth Table ............................................................................................ 77
Data Mask Truth Table ................................................................................................................................................ 78
7.5
Truth Tables ................................................................................................................................................................. 72
Absolute Maximum DC Ratings ................................................................................................................................... 79
AC & DC Operating Conditions .................................................................................................................................... 79
8.2.1
8.2.1.1
8.2.2
8.2.3
8.2.4
8.2.4.1
8.2.4.1.1
8.2.4.1.2
8.2.4.1.3
8.2.4.2
8.2.4.2.1
8.2.4.3
8.2.4.3.1
8.2.4.4
8.2.4.4.1
8.2.4.4.2
8.2.4.5
8.2.4.6
8.2.4.7
8.2.4.8
Recommended DC Operating Conditions .................................................................................................................... 79
Recommended DC Operating Conditions ......................................................................................................... 79
Input Leakage Current ................................................................................................................................................. 80
Operating Temperature Conditions .............................................................................................................................. 80
AC and DC Input Measurement Levels ........................................................................................................................ 80
AC and DC Logic Input Levels for Single-Ended Signals................................................................................... 80
Single-Ended AC and DC Input Levels for CA and CS_n Inputs ....................................................................... 80
Single-Ended AC and DC Input Levels for CKE ................................................................................................ 81
Single-Ended AC and DC Input Levels for DQ and DM ..................................................................................... 81
LPDDR2-800/1066 Input Signal ........................................................................................................................ 83
AC and DC Logic Input Levels for Differential Signals ....................................................................................... 84
Differential Signal Definition .............................................................................................................................. 84
Differential swing requirements for clock (CK_t - CK_c) and strobe (DQS_t - DQS_c) ...................................... 84
Single-Ended Requirements for Differential Signals .......................................................................................... 85
Differential Input Cross Point Voltage ................................................................................................................ 86
Slew Rate Definitions for Single-Ended Input Signals ....................................................................................... 87
Slew Rate Definitions for Differential Input Signals ............................................................................................ 87
Publication Release Date: Apr. 10, 2018
Revision: A01-002
-3-
W97AH6KB / W97AH2KB
8.2.5
8.2.5.1
8.2.5.2
8.2.5.3
8.2.5.4
8.2.5.5
8.2.6
8.2.6.1
8.2.6.2
8.2.6.3
8.2.6.4
8.2.6.5
8.2.6.6
8.2.6.7
AC and DC Output Measurement Levels ..................................................................................................................... 88
Single Ended AC and DC Output Levels ........................................................................................................... 88
Differential AC and DC Output Levels ............................................................................................................... 88
Single Ended Output Slew Rate ........................................................................................................................ 88
Definition of Switching for CA Input Signals ...................................................................................................... 98
Definition of Switching for IDD4R ...................................................................................................................... 99
Definition of Switching for IDD4W ..................................................................................................................... 99
Definition for tCK(avg) and nCK................................................................................................................................. 102
Definition for tCK(abs) ............................................................................................................................................... 102
Definition for tCH(avg) and tCL(avg) .......................................................................................................................... 103
Definition for tJIT(per) ................................................................................................................................................ 103
Definition for tJIT(cc) ................................................................................................................................................. 103
Definition for tERR(nper) ........................................................................................................................................... 103
Definition for Duty Cycle Jitter tJIT(duty) .................................................................................................................... 104
Definition for tCK(abs), tCH(abs) and tCL(abs) .......................................................................................................... 104
Clock Period Jitter Effects on Core Timing Parameters ............................................................................................. 104
Cycle Time De-rating for Core Timing Parameters .......................................................................................... 104
Clock Cycle De-rating for Core Timing Parameters ......................................................................................... 105
Clock Jitter Effects on Command/Address Timing Parameters .................................................................................. 105
Clock Jitter Effects on Read tTiming Parameters ....................................................................................................... 105
LPDDR2 AC Timing .................................................................................................................................................. 108
CA and CS_n Setup, Hold and Derating .................................................................................................................... 113
CA and CS_n Setup and Hold Base-Values for 1V/nS .................................................................................... 113
Derating Values LPDDR2 tIS/tIH - AC/DC Based AC220 ................................................................................ 114
Required Time tVAC above VIH(ac) {below VIL(ac)} for Valid Transition......................................................... 114
Nominal Slew Rate and tVAC for Setup Time tIS for CA and CS_n with Respect to Clock .............................. 115
Nominal Slew Rate for Hold Time tIH for CA and CS_n with Respect to Clock ................................................ 116
8.3
IDD Specification Parameters and Test Conditions ..................................................................................................... 98
Period Clock Jitter ...................................................................................................................................................... 104
AC Timings ................................................................................................................................................................ 108
Publication Release Date: Apr. 10, 2018
Revision: A01-002
-4-
W97AH6KB / W97AH2KB
8.7.2.6
8.7.2.7
8.7.3
8.7.3.1
8.7.3.2
8.7.3.3
8.7.3.4
8.7.3.5
8.7.3.6
8.7.3.7
Tangent Line for Setup Time tIS for CA and CS_n with Respect to Clock ....................................................... 117
Tangent Line for Hold Time tIH for CA and CS_n with Respect to Clock ......................................................... 118
Data Setup, Hold and Slew Rate Derating ................................................................................................................. 119
Data Setup and Hold Base-Values .................................................................................................................. 119
Derating Values LPDDR2 tDS/tDH - AC/DC Based AC220 ............................................................................. 120
Required Time tVAC above VIH(ac) {below VIL(ac)} for Valid Transition......................................................... 120
Nominal Slew Rate and tVAC for Setup Time tDS for DQ with Respect to Strobe ........................................... 121
Nominal Slew Rate for Hold time tDH for DQ with Respect to Strobe .............................................................. 122
Tangent Line for Setup Time tDS for DQ with Respect to Strobe .................................................................... 123
Tangent Line for Hold Time tDH for DQ with Respect to Strobe ...................................................................... 124
REVISION HISTORY ................................................................................................................................................. 127
[size=4]MCU is very simple, anyone with some basic knowledge of electronics can play with it. [/size] [size=4] [/size] [size=4]There are several levels of playing with MCU[/size] [size=4] [/size] [siz...
Designed using Kicad, an alphabetic clock controlled by ATmega8 programming.Schematichttps://aylo6061.com/2021/03/07/the-micro-word-clock-2021-edition/...
Using a single-chip microcomputer to make a music player was a dream of mine two years ago (a big pit). At that time, I had just started to play with 51. I was very excited when I saw it and decided t...
I need help from you guys, does anyone have a program to connect the 51 microcontroller serial port to the laser sensor to display the distance? Please, email address [email]854755153@qq.com[/email], ...
In PCB design, pad is a very important concept, and PCB engineers must be familiar with it. However, although they are familiar with it, many engineers have only a superficial understanding of pad.Tod...
What is Computer Aided Manufacturing (CAM)
The core of CAM (computer Aided Manufacturing) is computer numerical control (CNC for short), which is a process or system that applies computers to ...[Details]
Alibaba DAMO Academy recently announced the official establishment of the XG Laboratory, which is committed to promoting the research of next-generation network communication technologies. At this st...[Details]
Today, blogger @i冰宇宙 exposed the screen films for Samsung Galaxy S22 and Galaxy S22+. As shown in the picture, both Samsung Galaxy S22+ and Galaxy S22 flagships have a design with equal width...[Details]
How to configure the serial console of iTOP-4418 as a normal serial port. In the final product, if an additional serial port is needed, the debug console serial port can be used as a normal serial po...[Details]
Australia has taken the lead in banning the use of incandescent lamps, which has opened the prelude to the large-scale popularization of LED lamps. In addition, as EU countries, Japan, Canada and oth...[Details]
A small project, writing a program in keilC51, displaying a menu on a 12864 LCD with a font library. When writing the Chinese character "数" into the LCD, the LCD cannot display normally, but othe...[Details]
Artificial intelligence improves vehicle safety and convenience The in-car monitoring system can monitor driver fatigue and distraction in real time and has driving assistance functions “Bosch ...[Details]
In April this year, Foxconn signed a contract to build a high-end semiconductor packaging and testing project in Qingdao. According to Shandong First Construction, the groundbreaking ceremony for the...[Details]
"In the next 3-5 years, the amount of sensing connections will be massive, and we will work together with power generation companies, equipment integrators and operation and maintenance companies, ...[Details]
The rated power of a motor refers to the maximum output power that the motor can achieve under rated conditions, and is also the data used in load calculation. When the actual power of the motor is...[Details]
The unusual year of 2020 is coming to an end. The epidemic is still spreading around the world, bringing a significant impact on the global economy. At the same time, the epidemic has spawned a large...[Details]
Instruments and meters will usher in spring, and forward-looking enterprises have made preparations for the spring. Some enterprises have been developing, producing and manufacturing new, more practi...[Details]
First, you need a configured environment. The compilation environment used in this article is as follows:
Host system: Ubuntu 9.10
Host compiler: gcc version 4.4.1
Cross compiler: arm-...[Details]
Cable is an important part of connecting the inverter and the motor. The standard cable length is specified according to the design and performance indicators of the inverter. Exceeding the standar...[Details]
In September this year,
the monthly production and sales volume
of new energy vehicles
once again hit a record high.
According to the analysis of the China Association of Automobi...[Details]
Analogue and Mixed Signal
京公网安备 11010802033920号
EEWORLD
