EEWORLDEEWORLDEEWORLD

Part Number

Search

74LV00D,118

Description
Logic gate QUAD 2-INPUT NAND
Categorylogic    logic   
File Size844KB,14 Pages
ManufacturerNexperia
Websitehttps://www.nexperia.com
Environmental Compliance
Download Datasheet Parametric Compare View All

74LV00D,118 Overview

Logic gate QUAD 2-INPUT NAND

74LV00D,118 Parametric

Parameter NameAttribute value
Brand NameNexperia
Is it Rohs certified?conform to
MakerNexperia
Parts packaging codeSOIC
package instructionSOP-14
Contacts14
Manufacturer packaging codeSOT108-1
Reach Compliance Codecompliant
Samacsys Confidence2
Samacsys StatusReleased
Samacsys PartID1139107
Samacsys Pin Count14
Samacsys Part CategoryIntegrated Circuit
Samacsys Package CategorySmall Outline Packages
Samacsys Footprint NameSO14
Samacsys Released Date2019-11-12 07:41:52
Is SamacsysN
seriesLV/LV-A/LVX/H
JESD-30 codeR-PDSO-G14
JESD-609 codee4
length8.65 mm
Logic integrated circuit typeNAND GATE
Humidity sensitivity level1
Number of functions4
Number of entries2
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
propagation delay (tpd)31 ns
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)1 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width3.9 mm
Base Number Matches1
74LV00
Quad 2-input NAND gate
Rev. 4 — 9 December 2015
Product data sheet
1. General description
The 74LV00 is a low-voltage Si-gate CMOS device that is pin and function compatible with
74HC00 and 74HCT00.
The 74LV00 provides a quad 2-input NAND function.
2. Features and benefits
Wide operating voltage: 1.0 V to 5.5 V
Optimized for low voltage applications: 1.0 V to 3.6 V
Accepts TTL input levels between V
CC
= 2.7 V and V
CC
= 3.6 V
Typical output ground bounce < 0.8 V at V
CC
= 3.3 V and T
amb
= 25
C
Typical HIGH-level output voltage (V
OH
) undershoot: > 2 V at V
CC
= 3.3 V and
T
amb
= 25
C
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from
40 C
to +85
C
and from
40 C
to +125
C
3. Ordering information
Table 1.
Ordering information
Package
Temperature range
74LV00D
74LV00DB
74LV00PW
74LV00BQ
40 C
to +125
C
40 C
to +125
C
40 C
to +125
C
40 C
to +125
C
Name
SO14
SSOP14
TSSOP14
Description
plastic small outline package; 14 leads;
body width 3.9 mm
plastic shrink small outline package; 14 leads;
body width 5.3 mm
plastic thin shrink small outline package; 14 leads;
body width 4.4 mm
Version
SOT108-1
SOT337-1
SOT402-1
SOT762-1
Type number
DHVQFN14 plastic dual in-line compatible thermal enhanced very
thin quad flat package; no leads; 14 terminals;
body 2.5
3
0.85 mm

74LV00D,118 Related Products

74LV00D,118 74LV00PW,112 74LV00PW,118 74LV00D,112
Description Logic gate QUAD 2-INPUT NAND Logic gate QUAD 2-INPUT NAND Logic gate QUAD 2-INPUT NAND Logic gate QUAD 2-INPUT NAND
Brand Name Nexperia Nexperia Nexperia Nexperia
Maker Nexperia Nexperia Nexperia Nexperia
Parts packaging code SOIC TSSOP TSSOP SOIC
package instruction SOP-14 TSSOP, TSSOP, SOP-14
Contacts 14 14 14 14
Manufacturer packaging code SOT108-1 SOT402-1 SOT402-1 SOT108-1
Reach Compliance Code compliant compliant compliant compliant
series LV/LV-A/LVX/H LV/LV-A/LVX/H LV/LV-A/LVX/H LV/LV-A/LVX/H
JESD-30 code R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14
JESD-609 code e4 e4 e4 e4
length 8.65 mm 5 mm 5 mm 8.65 mm
Logic integrated circuit type NAND GATE NAND GATE NAND GATE NAND GATE
Humidity sensitivity level 1 1 1 1
Number of functions 4 4 4 4
Number of entries 2 2 2 2
Number of terminals 14 14 14 14
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP TSSOP TSSOP SOP
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE
Peak Reflow Temperature (Celsius) 260 NOT SPECIFIED NOT SPECIFIED 260
propagation delay (tpd) 31 ns 31 ns 31 ns 31 ns
Maximum seat height 1.75 mm 1.1 mm 1.1 mm 1.75 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 1 V 1 V 1 V 1 V
Nominal supply voltage (Vsup) 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES
technology CMOS CMOS CMOS CMOS
Temperature level AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form GULL WING GULL WING GULL WING GULL WING
Terminal pitch 1.27 mm 0.65 mm 0.65 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature 30 NOT SPECIFIED NOT SPECIFIED 30
width 3.9 mm 4.4 mm 4.4 mm 3.9 mm
Base Number Matches 1 1 1 1
TI's ultra-low power solution gives birth to TWS true wireless
TWS(True Wireless Stereo, 真无线立体声)蓝牙耳机是近年来异常火热的音频产品。它借助蓝牙芯片,先将手机与主耳机建立无线连接,再建立起主耳机和副耳机的无线通讯,从而完全摒弃了传统耳机间的线材连接,极大地方便了用户的使用。另外,主耳机是可以单独使用的,完全能够胜任现有市场上的单颗蓝牙耳机的应用需求,使用功能非常强大。因此自从2016年9月苹果发布第一款TWS耳机——Airpod...
EEWORLD社区 TI Technology Forum
【TI millimeter wave radar evaluation】+SDK development environment
SDK development environmentThe previous section explains how to use the configuration file. Now let's take a look at how to use the SDK to develop TI's mmWave sensor kit.First, enter the directory of ...
29447945 TI Technology Forum
PCB News: Zhongjing Electronics plans to acquire 45% of Yuansheng Electronics for RMB 270 million to achieve horizontal integration of PCB
[align=left][color=rgb(65, 65, 65)][font=微软雅黑][size=4]Zhongjing Electronics (002579)) continues to accelerate its horizontal integration in the printed circuit board industry (PCB). After completing t...
ohahaha PCB Design
How to use EPI general mode to communicate with FPGA in TM4c129 series microcontroller
How can the TM4c129 series MCU use the EPI general mode to communicate with the FPGA? How can I achieve address mapping like DSP and FPGA for read and write control? Please help me, thank you! !...
wzllonglong TI Technology Forum
Before buying a cable fault tester, you must know about its manufacturer. How to find a good time...
Before buying a cable fault tester, you must know about its manufacturer. After finding a better one for a long time, you can also buy a very suitable cable fault tester. Therefore, you must understan...
ZXCQWEASD Integrated technical exchanges
High-speed PCB design technology (Chinese)
High-speed PCB design technology (Chinese)...
zxopenljx PCB Design

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号