This document states the current technical specifications regarding the Spansion
product(s) described herein. Each product described herein may be designated as Advance Information,
Preliminary, or Full Production. See
Notice On Data Sheet Designations
for definitions.
Publication Number
S29PL-J_00
Revision
A
Amendment
9
Issue Date
September 22, 2006
Data
Sheet
(Advan ce
Infor m a tio n)
Notice On Data Sheet Designations
Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of
product information or intended specifications throughout the product life cycle, including development,
qualification, initial production, and full production. In all cases, however, readers are encouraged to verify
that they have the latest information before finalizing their design. The following descriptions of Spansion data
sheet designations are presented here to highlight their presence and definitions.
Advance Information
The Advance Information designation indicates that Spansion Inc. is developing one or more specific
products, but has not committed any design to production. Information presented in a document with this
designation is likely to change, and in some cases, development on the product may discontinue. Spansion
Inc. therefore places the following conditions upon Advance Information content:
“This document contains information on one or more products under development at Spansion Inc.
The information is intended to help you evaluate this product. Do not design in this product without
contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed
product without notice.”
Preliminary
The Preliminary designation indicates that the product development has progressed such that a commitment
to production has taken place. This designation covers several aspects of the product life cycle, including
product qualification, initial production, and the subsequent phases in the manufacturing process that occur
before full production is achieved. Changes to the technical specifications presented in a Preliminary
document should be expected while keeping these aspects of production under consideration. Spansion
places the following conditions upon Preliminary content:
“This document states the current technical specifications regarding the Spansion product(s)
described herein. The Preliminary status of this document indicates that product qualification has been
completed, and that initial production has begun. Due to the phases of the manufacturing process that
require maintaining efficiency and quality, this document may be revised by subsequent versions or
modifications due to changes in technical specifications.”
Combination
Some data sheets contain a combination of products with different designations (Advance Information,
Preliminary, or Full Production). This type of document distinguishes these products and their designations
wherever necessary, typically on the first page, the ordering information page, and pages with the DC
Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first
page refers the reader to the notice on this page.
Full Production (No Designation on Document)
When a product has been in production for a period of time such that no changes or only nominal changes
are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include
those affecting the number of ordering part numbers available, such as the addition or deletion of a speed
option, temperature range, package type, or V
IO
range. Changes may also include those needed to clarify a
description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following
conditions to documents in this category:
“This document states the current technical specifications regarding the Spansion product(s)
described herein. Spansion Inc. deems the products to have been in sufficient production volume such
that subsequent versions of this document are not expected to change. However, typographical or
specification corrections, or modifications to the valid combinations offered may occur.”
Questions regarding these document designations may be directed to your local sales office.
ii
S29PL-J
S29PL-J_00_A9 September 22, 2006
S29PL-J
128/128/64/32 Megabit (8/8/4/2 M x 16-Bit)
CMOS 3.0 Volt-only, Simultaneous-Read/Write
Flash Memory with Enhanced VersatileIO™ Control
Data Sheet
(Advance Information)
Distinctive Characteristics
Architectural Advantages
128/128/64/32 Mbit Page Mode devices
– Page size of 8 words: Fast page read access from random locations
within the page
Single power supply operation
– Full Voltage range: 2.7 to 3.6 volt read, erase, and program operations
for battery-powered applications
Dual Chip Enable inputs (only in PL129J)
– Two CE# inputs control selection of each half of the memory space
Simultaneous Read/Write Operation
– Data can be continuously read from one bank while executing erase/
program functions in another bank
– Zero latency switching from write to read operations
FlexBank Architecture (PL127J/PL064J/PL032J)
– 4 separate banks, with up to two simultaneous operations per device
– Bank A:
PL127J -16 Mbit (4 Kw x 8 and 32 Kw x 31)
PL064J - 8 Mbit (4 Kw x 8 and 32 Kw x 15)
PL032J - 4 Mbit (4 Kw x 8 and 32 Kw x 7)
– Bank B:
PL127J - 48 Mbit (32 Kw x 96)
PL064J - 24 Mbit (32 Kw x 48)
PL032J - 12 Mbit (32 Kw x 24)
– Bank C:
PL127J - 48 Mbit (32 Kw x 96)
PL064J - 24 Mbit (32 Kw x 48)
PL032J - 12 Mbit (32 Kw x 24)
– Bank D:
PL127J -16 Mbit (4 Kw x 8 and 32 Kw x 31)
PL064J - 8 Mbit (4 Kw x 8 and 32 Kw x 15)
PL032J - 4 Mbit (4 Kw x 8 and 32 Kw x 7)
FlexBank Architecture (PL129J)
– 4 separate banks, with up to two simultaneous operations per device
– CE#1 controlled banks:
Bank 1A: PL129J - 16Mbit (4Kw x 8 and 32Kw x 31)
Bank 1B: PL129J - 48Mbit (32Kw x 96)
– CE#2 controlled banks:
Bank 2A: PL129J - 48 Mbit (32Kw x 96)
Bank 2B: PL129J - 16Mbit (4Kw x 8 and 32Kw x 31)
Enhanced VersatileI/O (V
IO
) Control
– Output voltage generated and input voltages tolerated on all control
inputs and I/Os is determined by the voltage on the V
IO
pin
– V
IO
options at 1.8 V and 3 V I/O for PL127J and PL129J devices
– 3V V
IO
for PL064J and PL032J devices
Secured Silicon Sector region
– Up to 128 words accessible through a command sequence
– Up to 64 factory-locked words
– Up to 64 customer-lockable words
Both top and bottom boot blocks in one device
Manufactured on 110 nm process technology
Data Retention: 20 years typical
Cycling Endurance: 1 million cycles per sector typical
Performance Characteristics
High Performance
– Page access times as fast as 20 ns
– Random access times as fast as 55 ns
Power consumption (typical values at 10 MHz)
– 45 mA active read current
– 17 mA program/erase current
– 0.2 µA typical standby mode current
Software Features
Software command-set compatible with JEDEC 42.4 standard
– Backward compatible with Am29F, Am29LV, Am29DL, and AM29PDL
families and MBM29QM/RM, MBM29LV, MBM29DL, MBM29PDL
families
CFI (Common Flash Interface) compliant
– Provides device-specific information to the system, allowing host
software to easily reconfigure for different Flash devices
Erase Suspend / Erase Resume
– Suspends an erase operation to allow read or program operations in
other sectors of same bank
Program Suspend / Program Resume
– Suspends a program operation to allow read operation from sectors
other than the one being programmed
Unlock Bypass Program command
– Reduces overall programming time when issuing multiple program
command sequences
Hardware Features
Ready/Busy# pin (RY/BY#)
– Provides a hardware method of detecting program or erase cycle
completion
Hardware reset pin (RESET#)
– Hardware method to reset the device to reading array data
WP#/ ACC (Write Protect/Acceleration) input
– At V
IL
, hardware level protection for the first and last two 4K word
sectors.
– At V
IH
, allows removal of sector protection
– At V
HH
, provides accelerated programming in a factory setting
Persistent Sector Protection
– A command sector protection method to lock combinations of individual
sectors and sector groups to prevent program or erase operations within
that sector
– Sectors can be locked and unlocked in-system at V
CC
level
Password Sector Protection
– A sophisticated sector protection method to lock combinations of
individual sectors and sector groups to prevent program or erase
operations within that sector using a user-defined 64-bit password
Package options
– Standard discrete pinouts
11 x 8 mm, 80-ball Fine-pitch BGA (PL127J) (VBG080)
8.15 x 6.15 mm, 48-ball Fine pitch BGA (PL064J/PL032J)
(VBK048)
– MCP-compatible pinout
8 x 11.6 mm, 64-ball Fine-pitch BGA (PL127J)
7 x 9 mm, 56-ball Fine-pitch BGA (PL064J and PL032J)
Compatible with MCP pinout, allowing easy integration of RAM into
existing designs
– 20 x 14 mm, 56-pin TSOP (PL127J) (TS056)
Publication Number
S29PL-J_00
Revision
A
Amendment
9
Issue Date
September 22, 2006
This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in
this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice.
Data
Sheet
(Advan ce
Infor m a tio n)
General Description
The PL127J/PL129J/PL064J/PL032J is a 128/128/64/32 Mbit, 3.0 volt-only Page Mode and Simultaneous
Read/Write Flash memory device organized as 8/8/4/2 Mwords. The devices are offered in the following
packages:
– 11 mm x 8 mm, 80-ball Fine-pitch BGA standalone (PL127J)
– 8 mm x 11.6 mm, 64-ball Fine-pitch BGA multi-chip compatible (PL127J)
– 8.15 mm x 6.15 mm, 48-ball Fine-pitch BGA standalone (PL064J/PL032J)
– 7 mm x 9 mm, 56-ball Fine-pitch BGA multi-chip compatible (PL064J and PL032J)
– 20 mm x 14 mm, 56-pin TSOP (PL127J)
The word-wide data (x16) appears on DQ15-DQ0. This device can be programmed in-system or in standard
EPROM programmers. A 12.0 V V
PP
is not required for write or erase operations.
The device offers fast page access times of 20 to 30 ns, with corresponding random access times of 55 to
70 ns, respectively, allowing high speed microprocessors to operate without wait states. To eliminate bus
contention the device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls.
Note: Device PL129J has 2 chip enable inputs (CE1#, CE2#).
[i=s]This post was last edited by Aguilera on 2019-12-10 22:02[/i]PrefaceHello everyone, I am Chuan Nan. This time I plan to use STM32 to DIY a PLC.PLC is mainly suitable for people related to electri...
The basic block diagram of the PDP color TV microcontroller circuit is shown in the figure below. As can be seen from the figure, the microcontroller circuit is mainly composed of MCU and working cond...
I would like to ask, what is the highest sampling rate that the McASP of TMS320C6748 can support in IIS or TDM format (DSP as slave), I want to output an audio signal with a sampling rate of 768Khz wh...
The cause and effect of this title should be reversed, because I want to adjust the timer interrupt of the microbit main control board, and seek answers on the Internet. Finally, I learned that the mo...
After we made a buzzer together last time, your brain circuits were very fast. Now let's strike while the iron is hot and think about it. In the past, we have been using digital pins (such as D0, D1, ...
MicroPython Open Source section
京公网安备 11010802033920号
EEWORLD
