EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

24AA01H-I/MS

Description
Electrically erasable programmable read-only memory 1K 128 X 8 SERIAL EE 18V IND 1/2 ARRAY WP
Categorystorage    storage   
File Size427KB,31 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Download user manual Parametric Compare View All

24AA01H-I/MS Overview

Electrically erasable programmable read-only memory 1K 128 X 8 SERIAL EE 18V IND 1/2 ARRAY WP

24AA01H-I/MS Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Parts packaging codeMSOP
package instructionPLASTIC, MSOP-8
Contacts8
Reach Compliance Codecompliant
ECCN codeEAR99
Factory Lead Time8 weeks
Maximum clock frequency (fCLK)0.1 MHz
Data retention time - minimum200
Durability1000000 Write/Erase Cycles
I2C control byte1010XXXR
JESD-30 codeS-PDSO-G8
JESD-609 codee3
length3 mm
memory density1024 bit
Memory IC TypeEEPROM
memory width8
Humidity sensitivity level1
Number of functions1
Number of terminals8
word count128 words
character code128
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize128X8
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP8,.19
Package shapeSQUARE
Package formSMALL OUTLINE
Parallel/SerialSERIAL
Peak Reflow Temperature (Celsius)260
power supply2/5 V
Certification statusNot Qualified
Maximum seat height1.1 mm
Serial bus typeI2C
Maximum standby current0.000001 A
Maximum slew rate0.003 mA
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn) - annealed
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperature40
width3 mm
Maximum write cycle time (tWC)5 ms
write protectHARDWARE
Base Number Matches1

24AA01H-I/MS Related Products

24AA01H-I/MS 24LC01BH-I-MS 24AA01HT-I-OT 24LC01BH-E-SN 24AA01HT-I-LT 24LC01BH-E-MS 24AA01HT-I/MS 24AA01HT-I/SN 24AA01H-I/W16K
Description Electrically erasable programmable read-only memory 1K 128 X 8 SERIAL EE 18V IND 1/2 ARRAY WP EEPROM 1K 128 X 8 SER EE 2.5V IND 1/2 ARAY WP EEPROM 1K 128 X 8 SER EE 2.5V IND 1/2 ARAY WP EEPROM 1K 128 X 8 SER EE 2.5V EXT 1/2 ARAY WP EEPROM 1K 128 X 8 SERIAL EE 1.8V IND 1/2ARRAY WP EEPROM 1K 128 X 8 SER EE 2.5V EXT 1/2 ARAY WP EEPROM 1K 128 X 8 SERIAL EE 18V IND 1/2 ARRAY WP EEPROM 1K 128 X 8 SERIAL EE 18V IND 1/2 ARRAY WP EEPROM 1K, 128 X 8 SERIAL EE, 1.8V IND, 1/2 ARRAY WP
Product Attribute - Attribute Value Attribute Value Attribute Value Attribute Value Attribute Value - - -
Manufacturer - Microchip Microchip Microchip Microchip Microchip - - -
Product Category - EEPROM EEPROM EEPROM EEPROM EEPROM - - -
RoHS - Details Details Details Details Details - - -
Mounting Style - SMD/SMT SMD/SMT SMD/SMT SMD/SMT SMD/SMT - - -
Package / Case - MSOP-8 SOT-23-5 SOIC-8 SOT-23-5 MSOP-8 - - -
Memory Size - 1 kbit 1 kbit 1 kbit 1 kbit 1 kbit - - -
Organization - 128 x 8 128 x 8 128 x 8 128 x 8 128 x 8 - - -
Interface Type - Serial, 2-Wire, I2C Serial, 2-Wire, I2C Serial, 2-Wire, I2C Serial, 2-Wire, I2C Serial, 2-Wire, I2C - - -
Data Retention - 200 Year 200 Year 200 Year 200 Year 200 Year - - -
Packaging - Tube Reel Tube Reel Tube - - -
Factory Pack Quantity - 100 3000 100 3000 100 - - -
Unit Weight - 0.004938 oz 0.000222 oz 0.005044 oz 0.000222 oz 0.004938 oz - - -

Recommended Resources

FPGA program loading and curing
Preface Operating Environment:Windows 7 64bit ISE 14.7FPGA program loading and curing Connect the development board to the PC through the Xilinx FPGA JTAG downloader, and open the Windows device manag...
Tronlong小分队 EE_FPGA Learning Park
EEWORLD University ---- Training series for BQ76952 & BQ76942, 3-16S & 3-10S battery monit
Training series for BQ76952BQ76942, 3-16S3-10S battery monitors:https://training.eeworld.com.cn/course/5811...
hi5 Power technology
Calibration of artificial mains networks
Artificial mains network (LISN), also known as line impedance stabilization network, can provide a , isolate the experimental circuit from the useless radio frequency signal on the power supply, and t...
zbz0529 Power technology
Using Dynamic Library to Realize Data Transfer between VXI Embedded Computers in Windows Environment
Abstract : This paper introduces the design of dynamic link library by calling VISA function, and proposes the overall framework and implementation plan of software design. The design of dynamic link ...
feifei Embedded System
TMS320F28335 generates SPWM
/* * main.c */ #include "DSP2833x_Project.h" void InitEPwm1Example(void); void Gpio_Setup(void); interrupt void epwm1_isr(void); int N=60; float M=0.8; int i; float sina[30]={0.0000, 0.1081, 0.2150, 0...
fish001 Microcontroller MCU
Periodic feedback pure digital phase-locked loop based on actel fpga
[i=s]This post was last edited by teleagle on 2018-10-8 22:19[/i] [b][color=#000000] [/color][/b][color=#000000]A periodic feedback pure digital phase-locked loop based on actel FPGA: [/color][color=#...
teleagle FPGA/CPLD

Popular Articles

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号