NKFP92ERLLSM004 datasheet, PDF

Datasheet> All Categories > Wire/cable> NKFP92ERLLSM004

NKFP92ERLLSM004: DescriptionPATCH CORD 2 FIBER; CategoryWire/cable; File Size346KB，2 Pages; ManufacturerPanduit; Websitehttp://www.panduit.com; Environmental Compliance

Download Datasheet View All

NKFP92ERLLSM004 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	NKFP92ERLLSM004	-	-	View	Buy Now

NKFP92ERLLSM004 Overview

PATCH CORD 2 FIBER

Preview

Download Datasheet

View All

THIS COPY IS PROVIDED ON A RESTRICTED BASIS AND IS NOT TO BE USED IN ANY WAY DETRIMENTAL TO THE INTERESTS OF PANDUIT CORP.

FIBER OPTIC CONNECTOR TYPES

(POSITIONS 9 AND 11 OF PART NUMBER)

SIMPLEX LC

(TYPE 1)

(TYPE 2)

SIMPLEX SC

(TYPE 3)

DUPLEX LC

(TYPE L)

DUPLEX SC

(TYPE S)

NOTES:

1. CABLE ASSEMBLY (WITH CONNECTORS):

A. SEE SHEET 2 FOR PART NUMBER MATRIX.

B. CANNOT BE LESS THAN THE LENGTH SPECIFIED IN THE PART NUMBER.

C. THE MAXIMUM CABLE LENGTH IS NOT TO EXCEED 10cm (4") OVER

SPECIFIED LENGTH FOR LESS THAN 10 METER; AND +1%/-0% GREATER

THAN 10 METERS.

D. TIP TO TIP LENGTH IS MEASURED WITHOUT DUST CAPS INSTALLED.

E. PATCHCORD ROUTING CONFIGURATION IS "A" TO "B".

F. THIS DRAWING SHALL BE APPLICABLE TO ANY LENGTH PATCHCORD AS

DESIGNATED BY THE PART NUMBER, WHERE M=METER.

2. TECHNICAL SPECIFICATIONS:

A. OPERATING TEMPERATURE RANGE IS FROM -10 C TO +60 C.

B. CONNECTORS ARE 'FOCIS' COMPLIANT.

C. CABLE ASSEMBLIES COMPLY WITH THE REQUIREMENTS OF TIA/EIA-568-C.3

OR EQUIVALENT IEC STANDARDS.

D. ALL MATERIALS AND COMPONENTS USED MUST MEET THE MATERIAL

RESTRICTIONS OF RoHS, (EUROPEAN DIRECTIVE 2011/65/EC ON THE

RESTRICTION OF HAZARDOUS SUBSTANCES) AS PROPOSED BY THE RoHS

TECHNICAL ADAPTATION COMMITTEE.

3. PACKAGING:

A. CABLE ASSEMBLY SHIPPED WITH DUST CAPS INSTALLED.

B. UNIT QUANTITY: 1 PATCHCORD/PIGTAIL PER BAG.

SERIALIZED LABEL

PRIN

TED

CAB

BUFFER COLORS

FOR PIGTAIL KITS:

BLUE

ORANGE

GREEN

BROWN

SLATE

WHITE

RED

BLACK

YELLOW

VIOLET

ROSE

AQUA

PRINTE

BLE

D CA

CONNECTOR INSERTION/RETURN LOSS SPECIFICATIONS

MAXIMUM INSERTION LOSS

(PER CONNECTOR)

MINIMUM RETURN LOSS

(PER CONNECTOR)

RIGHT SIDE FIBER OPTIC

CONNECTORS

CONNECTOR

TYPE

(OM3)

(OM4)

26dB

NETKEY LC

NETKEY SC

0.30dB

50dB

20dB

LEFT SIDE FIBER OPTIC

CONNECTORS

FIBER OPTIC

CONNECTOR

NETKEY ST

FOR 1.6mm/1.8mm/2.0mm/3.0mm DUPLEX PATCHCORD

CABLE ASSEMBLIES

FOR 900um SIMPLEX PIGTAIL

CABLE ASSEMBLIES

TITLE

NETKEY PATCHCORDS AND PIGTAILS

CUSTOMER DRAWING

ITEM REVISION NAME

M01302DD/00

DATASET FILE NAME

M01302DD_DC/00C

PART NUMBER

2/16/17

1/24/17

06-05-14

JSP

SAT

FJDU

JGD

RWI

RWB

C. ADDED BUFFER COLOR CHART.

B. ADDED 12-COLOR FIBER PIGTAIL SET CHART.

A. ADDED OM4 PATCH CORDS AND PIGTAILS.

RELEASED TO PRODUCTION

M01302DD-DC

UNLESS OTHERWISE SPECIFIED,

DIMENSIONAL TOLERANCES ARE: IN [mm]

.XX

.03 [.762]

.01 [.25]

.XXX

ANGLES

.005 [.127]

SEE SHEET 2

DRAWING NUMBER:

THIRD ANGLE

PROJECTION

DRAWN

M01302DD-DC

SIZE

DATE

CHK

SCALE

REV

DATE

CHK

APR

DESCRIPTION

ECN

SAT

06-05-14

JGD

NONE

SHT 1 OF 2

Recommended Resources

Making capacitor pulse charging controller D2732A using EPROM

Metal detector circuit diagram B

XTR110 voltage and current transmitter circuit

OPT209 external feedback resistor circuit

Voltage controlled oscillator using ceramic vibrator

The inverter is a half-bridge switching circuit diagram

Altium Designer drawing specification: Layer usage: Author: Cai Lian Modification time: 2020-04-28 PS: Refer to the posts on the Internet and Jialichuang’s standards.The meaning of common layers in Altiium Designer drawingsSignal Layer: Mainly used to ...; shine9547788 PCB Design

EEWORLD University ---- TI Precision Labs - ADC: 9.7 High-Speed Data Converter Signal Processing: Real and Complex Modulation: TI Precision Labs - ADC: 9.7 High-Speed Data Converter Signal Processing: Real and Complex Modulation : https://training.eeworld.com.cn/course/5171...; hi5 Analog electronics

4 Common Problems with Isolating Signals and Power: High voltage circuit designs require isolation to protect operators, communicate with low voltage circuits, and eliminate unwanted noise within the system. Digital isolators provide a simple and relia...; qwqwqw2088 Analogue and Mixed Signal

Basic logic unit design: ...; 至芯科技FPGA大牛 FPGA/CPLD

msp430f5529 interrupt notes: Defining an interrupt service routine #pragma vector=PORT1_VECTOR //P1 port interrupt vector__interruptvoid Port_1(void) //Declare interrupt service routine, named Port_1{... //Interrupt service routi...; fish001 Microcontroller MCU

[Project source code] ARM assembly instructions serial 2: This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au...; 小梅哥 ARM Technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components