EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

ATS-19D-91-C2-R0

Description
HEATSINK 40X40X10MM R-TAB T766
CategoryThermal management products   
File Size118KB,1 Pages
ManufacturerERP
Environmental Compliance
Download Datasheet Parametric View All

ATS-19D-91-C2-R0 Overview

HEATSINK 40X40X10MM R-TAB T766

ATS-19D-91-C2-R0 Parametric

Parameter NameAttribute value
typetop installation
cooling packageClassification (BGA, LGA, CPU, ASIC...)
Joining methodPush your feet
shapesquare, fins
length1.575"(40.00mm)
width1.575"(40.00mm)
diameter-
Height from base (fin height)0.394"(10.00mm)
Power dissipation at different temperature rises-
Thermal resistance at different forced airflows21.97°C/W @ 100 LFM
Thermal resistance under natural conditions-
Materialaluminum
Material platingblue anodized
I need help with the isolation problem between two 232 chips!
A module I made recently is to convert the TTL level of the serial port of the microcontroller into 232 level using a 232 chip. After the 232 level is sent out, the receiver uses the 232 chip to conve...
Kkk- MCU
Goodbye 2019, hello 2020! Maker education has a long way to go
I have worked in electronics-related jobs before, and planned a programming maker training with my friends, but it never came to fruition. In my spare time, I played with blood glucose meters and POS ...
lidonglei1 Talking
Mir MYC-YT507 development board review: Development environment part 3: Qt tank game
Preface This article uses a popular tank game implemented in Qt to experience the Qt development process of this development board, focusing mainly on the convenience of setting up the development env...
qinyunti Domestic Chip Exchange
XMC4800 Review (Part 1)
[font=宋体][size=4] Well, actually the board has not arrived yet, so I can't try out Infineon's ethercat slave function. [/size][/font][font=宋体][size=4] I won't describe ethercat here, and I don't reall...
RCSN Industrial Control Electronics
FPGA Development Guide - Timing Constraints
...
至芯科技FPGA大牛 FPGA/CPLD
Resistor Programmable Oscillator
Building a clock should be one of the simplest engineering design tasks, unless you need it to be small, stable, and adjustable.   Some traditional approaches require a 555-type timer, or a comparator...
fighting FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号