Evaluation Board User Guide
One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com
UG-564
Evaluating the
ADAU1962A/ADAU1966A
High Performance,
Low Power Multibit Sigma-Delta DAC
PACKAGE CONTENTS
ADAU1962A/ADAU1966A
evaluation board
(EVAL-ADAU1962AZ/EVAL-ADAU1966AZ)
USBi control interface board
USB cable
12 V desktop supply
evaluation board must be connected to an external 12 V dc
power supply and ground. On-board regulators derive 5 V
and 3.3 V supplies for the ADAU196xA and peripherals.
The ADAU196xA can be controlled through either an I
2
C
or SPI interface. A small, external interface board, EVAL-
ADUSB2EBZ, also called USBi, connects to a PC USB port
and provides either I
2
C or SPI access to the evaluation board
through a ribbon cable.
A graphical user interface (GUI) program, the Automated
Register Window Builder, is provided for easy programming
of the chip in a Windows® PC environment. The evaluation
board allows demonstration and performance testing of most
ADAU196xA features, including high performance DAC
operation.
The board has an S/PDIF receiver with RCA and optical
connectors, as well as a discrete serial audio interface. Analog
outputs are accessible via eight stereo TRS mini jacks.
OTHER SUPPORTING DOCUMENTATION
ADAU1962A
data sheet
ADAU1966A
data sheet
EVALUATION BOARD OVERVIEW
This user guide describes the design and setup of the evaluation
board for the
ADAU1962A
or the
ADAU1966A.
This document
uses ADAU196xA to refer to either the
ADAU1962A
or the
ADAU1966A.
Since the
ADAU1962A
is a 12-channel part and
the
ADAU1966A
is a 16-channel part, DAC outputs 13 through
16 do not function on the
ADAU1962A
evaluation board. The
FUNCTIONAL BLOCK DIAGRAM
S/PDIF
INTERFACE
POWER SUPPLY
SDP
INTERFACE
CLOCK
ADAU196xA
AND
DATA
ROUTING
DAC 1
TO
DAC 16
CONTROL
INTERFACE
Figure 1.
11588-001
PLEASE SEE THE LAST PAGE FOR AN IMPORTANT
WARNING AND LEGAL TERMS AND CONDITIONS.
Rev. 0 | Page 1 of 32
UG-564
TABLE OF CONTENTS
Package Contents .............................................................................. 1
Other Supporting Documentation ................................................. 1
Evaluation Board Overview ............................................................ 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 2
Setting Up the Evaluation Board .................................................... 3
Standalone Mode .......................................................................... 3
I
2
C and SPI Control ...................................................................... 3
Automated Register Window Builder Software Installation .. 4
Hardware Setup—USBi ............................................................... 4
Evaluation Board User Guide
Powering the Board.......................................................................5
Resetting the Evaluation Board ...................................................5
Setting Up the Master Clock (MCLK)........................................6
Selecting PLL .................................................................................6
Routing Digital Audio Connections ...........................................7
Connecting Analog Audio Cables ..............................................8
Modification for Differential Output .........................................8
Modification to Use the N Output ..............................................8
Schematics and Artwork ..................................................................9
Bill of Material ................................................................................ 25
REVISION HISTORY
7/13—Revision 0: Initial Version
Rev. 0 | Page 2 of 32
Evaluation Board User Guide
SETTING UP THE EVALUATION BOARD
STANDALONE MODE
The ADAU196xA has a standalone mode, which allows the
user to choose between a limited number of operation modes
without the need for a control interface. Applying a jumper
across JP21, as shown in Figure 2, pulls SA_MODE (Pin 46)
high enabling standalone mode in the ADAU196xA. The
SA_MODE selections are listed in Table 1.
Table 1. Standalone Modes
Pin
Pin 42
Pin 43
Pin 44
Pin 45
Pin 32 to Pin 31
Setting
0
1
0
1
0
0
1
00
01
10
11
Description
Master serial audio interface
Slave serial audio interface
256 × f
S
384 × f
S
Reserved, set to 0
I
2
S mode
TDM mode
TDM4, pulse
TDM8, pulse
TDM16, pulse
TDM8, 50% duty
UG-564
The EVAL-ADAU196xAZ arrives configured for S/PDIF input.
The S/PDIF receiver operates as a clock master, putting out an
I
2
S stream at 256 × f
S
. For quick startup, the ADAU196xA is in
standalone mode with the settings shown in Figure 2.
Pin 42 is pulled high (1) and Pin 43 to Pin 45 are pulled low
(0). According to Table 1, this puts the ADAU196xA in slave
mode, running at 256 × f
S
, and the audio serial port in I
2
S
mode. Looking at Figure 2, notice that the jumper for Pin 42
is beneath the label for 1 and the other pins are assigned to 0.
PIN 31
PIN 32
On the EVAL-ADAU196xAZ, each of the four control port
pins of the ADAU196xA are brought out to a block of jumpers,
allowing the user to assign each pin to either the I
2
C or SPI
ports. In standalone mode, these jumpers can connect the
individual pins to high (IOVDD) or low (GND) to put the
ADAU196xA in the desired mode.
Figure 3. SA_MODE—Master, 384 × f
S
, TDM
Figure 3 shows the other options for each SA_MODE config-
uration pin; master mode, running at 384 × f
S
, and the audio
serial port in TDM mode. In the case where the ADAU196xA
is put in TDM mode, Pin 31 and Pin 32 can be pulled high
(IOVDD) or low (GND) to achieve the modes listed in Table 1.
The correct pins are located in the top left corner of Figure 3.
I
2
C AND SPI CONTROL
The evaluation board can be configured for live control over
the registers in the ADAU196xA. When the Automated Register
Window Builder software is installed and the USBi control
interface is plugged into the board, the software can control the
ADAU196xA. For this configuration, the ADAU196xA must
be assigned to I
2
C mode using Address 00. See Figure 4 for the
correct jumper positions.
11588-002
Figure 2. SA_MODE—Slave, 256 × f
S
, I
2
S
Rev. 0 | Page 3 of 32
11588-003
UG-564
Evaluation Board User Guide
AUTOMATED REGISTER WINDOW BUILDER
SOFTWARE INSTALLATION
The Automated Register Window Builder is a program that
launches a graphical interface for direct, live control of the
ADAU196xA registers. The GUI content for a specific part is
defined in a part-specific .xml file; these files are included in the
software installation.
To install the Automated Register Window Builder software,
follow these steps:
1.
Go to
www.analog.com/ADAU1962A
or
www.analog.com/ADAU1966A
and download the
ARWBvXX.zip
file from the product page.
Open the downloaded
ARWBvXX.zip
file and extract the
files to an empty folder on your PC.
Install the Automated Register Window Builder by double-
clicking
setup.exe
and following the prompts. A computer
restart is not required.
Copy the .xml file for the ADAU196xA from the extraction
folder into the folder
C:\ProgramFiles\Analog Devices
Inc\AutomatedRegWin,
if it is not already installed.
2.
3.
11588-004
Figure 4. ADAU196xA I
2
C Control, Address 00
4.
The Automated Register Window Builder controls the
ADAU196xA and is available for download at
www.analog.com/ADAU1962A
or
www.analog.com/
ADAU1966A.
The ADAU196xA can also be put in SPI mode for control by
other means. See Figure 5 for the correct jumper positions.
HARDWARE SETUP—USBi
To set up the USBi hardware, follow these steps:
1.
2.
3.
Plug the USBi ribbon cable into the J12 I
2
C/SPI port.
Connect the USB cable to your computer and to the USBi.
When prompted for drivers,
a. Choose
Install from a list or a specific location.
b. Choose
Search for the best driver in these locations.
c. Check the box for
Include this location in the search.
d. Find the USBi driver
C:\Program Files\Analog
Devices Inc\AutomatedRegWin\USB drivers.
e. Click
Next.
f. If prompted to choose a driver, select
CyUSB.sys.
g. If the PC is running Windows® XP and a message
appears stating that the software has not passed
Windows logo testing, click
Continue Anyway.
You can now open the Automated Register Window Builder
application and load the .xml file for the part on your
evaluation board. Plug the 10-way ribbon cable on the USBi
into the I
2
C/SPI port (J12) on the evaluation board.
11588-005
Figure 5. ADAU196xA SPI Control
Rev. 0 | Page 4 of 32
Evaluation Board User Guide
POWERING THE BOARD
The EVAL-ADAU196xAZ evaluation board requires a power
supply input of +12 V dc and ground to the power jack; +12 V
draws ~150 mA at higher sample rates with all channels
running.
The on-board regulators provide 5 V and 3.3 V rails. The 5 V rail
is derived from +12 V by a switching regulator; it supplies 5 V
for the 3.3 V power supply and other peripherals via the SDP
interface optional resistors R133 and R156. The 3.3 V rail is
derived from the 5 V supply by an LDO linear regulator; it
provides voltage to AVDD and IOVDD as well as other active
peripherals.
AVDD and IOVDD are connected on the board using 0R00 Ω
0805 package resistors. Should a need arise to insert a different
power source, or measure current draw of the entire board, it
can be accomplished using these 0 Ω jumpers.
REGULATOR
OUTPUT
REGULATOR SIDE
LOAD SIDE
11588-006
UG-564
Figure 8. ADAU196xA Power Links
RESETTING THE EVALUATION BOARD
The EVAL-ADAU196xAZ has provisions for resetting and
powering down the ADAU196xA. S2 on the evaluation board,
shown in Figure 9, is a momentary reset switch that pulls the
master reset (MR) line low; this line controls the reset generator
U10. MR is also connected to the USBi and the SDP interface
connectors through steering diodes and protection resistors so
that outside devices can control the reset state of the evaluation
board as shown in Figure 25. The power-down jumper JP5
allows the MR line to be tied low. The output of the reset
generator drives the PU/RST line.
The PU/RST line is directly connected to two devices: the
S/PDIF receiver and the ADAU196xA. The line is held low by a
pull-down resistor until the reset generator U10 asserts the line
high as shown in Figure 25. The PU/RST line is also connected
to a pin on the SDP interface through a steering diode and
protection resistor allowing external reset control.
Figure 6. AVDD and IOVDD Jumper Resistors
The ADAU196xA has an internal voltage regulator that allows
the user to derive DVDD and PLLVDD from the AVDD voltage
source. The external PNP transistor Q1 and and the passives,
C36, C40, and R56, make the regulator circuit shown in
Figure 7. Both JP9 and JP11 must be shorted to activate the
circuit; JP9 supplies the emitter of the PNP and JP11 powers
VSUPPLY (Pin 25) on the ADAU196xA.
Figure 7. ADAU196xA Internal Regulator Jumpers
Links are provided along each ADAU196xA power rail to
provide access for current measurement of only the
ADAU196xA (see Figure 8). These links also allow the user to
directly supply voltage from an outside source. The square pins
and the test points are the load side. All four links must be
connected for proper operation.
11588-007
11588-008
Figure 9. Reset Switch and Power-Down Jumper
Rev. 0 | Page 5 of 32
11588-009
京公网安备 11010802033920号
EEWORLD
