EEWORLDEEWORLDEEWORLD

Part Number

Search

XC9509E033DL

Description
Synchronous Step-Down DC/DC Converter with Built-In LDO Regulator in Parallel Plus Voltage Detector
File Size4MB,41 Pages
ManufacturerTOREX
Websitehttp://www.torex.co.jp/chinese/
Download Datasheet View All

XC9509E033DL Overview

Synchronous Step-Down DC/DC Converter with Built-In LDO Regulator in Parallel Plus Voltage Detector

XC9509
Series
Synchronous Step-Down DC/DC Converter
with Built-In LDO Regulator in Parallel Plus Voltage Detector
ETR1006_001
■GENERAL
DESCRIPTION
The XC9509 series consists of a step-down DC/DC converter and a high-speed LDO regulator connected in parallel with the
DC/DC converter's output. A voltage detector is also built-in. Since the input for the LDO voltage regulator block comes
from the input power supply, it is suited for use with various applications.
The DC/DC converter block incorporates a P-channel driver transistor and a synchronous N-channel switching transistor.
With an external coil, diode and two capacitors, the XC9509 can deliver output currents up to 600mA at efficiencies over 90%.
The XC9509 is designed for use with small ceramic capacitors.
A choice of three switching frequencies are available, 300kHz, 600kHz, and 1.2MHz. Output voltage settings for the DC/DC
and VR are set-up internally in 100mV steps within the range of 0.9V to 4.0V (± 2.0%). For the VD, the range is of 0.9V to
5.0V (± 2.0%). The soft start time of the series is internally set to 5ms. With the built-in U.V.L.O. (Under Voltage Lock Out)
function, the internal P-channel driver transistor is forced OFF when input voltage becomes 1.4 V or lower. The functions of
the MODE pin can be selected via the external control pin to switch the DC/DC control mode and the disable pin to shut down
either the DC/DC block or the regulator block.
■APPLICATIONS
●CD-R
/ RW, DVD
●HDD
●PDAs,
portable communication modem
●Cellular
phones
●Palmtop
computers
●Cameras,
video recorders
■FEATURES
Input Voltage Range
Low ESR Capacitor
VD Function
Small Package
: 2.4V ~ 6.0V
: Ceramic capacitor compatible
: Sense internally either V
DD
, D
COUT
,
or V
ROUT
. N-ch open drain output
: MSOP-10, USP-10
<DC/DC Converter Block>
Output Voltage Range
: 0.9V ~ 4.0V (Accuracy±2%)
Output Current
: 600mA (for MSOP-10 package)
400mA (for USP-10 package)
: PWM or PWM/PFM Selectable
Control Method
Oscillation Frequency
: 300kHz, 600kHz, 1.2MHz
<Regulator Block>
Reglator Output
: Parallel Input to DC/DC Converter
Output Voltage Range
: 0.9V ~ 4.0V (Accuracy±2%)
Current Limit
: 300mA
Dropout Voltage
: 80mV @ I
OUT
=100mA (V
OUT
=2.8V)
High Ripple Rejection
: 60dB @1kHz (V
OUT
=2.8V)
■TYPICAL
APPLICATION CIRCUIT
■TYPICAL
PERFORMANCE
CHARACTERISTICS
XC9509Hxxxx
V
IN
=3.6V, Topr=25℃, L=4.7μH (CDRH4D28C),
C
IN
:4.7μF (ceramic), C
L1
:10μF (ceramic), C
L2
: 4.7μF (ceramic)
MSOP-10 (TOP VIEW)
* Please refer to the typical application circuit when
external components are selected.
1/41
【 Don't miss it! 9/10@Shenzhen】2019 WPI/TI Latest PoE Solutions Seminar
In 2018, the IEEE802.3bt standard was finally approved. The newly approved IEEE 802.3bt standard brings Power over Ethernet (PoE) technology into a new era in response to the rapidly growing market de...
eric_wang Integrated technical exchanges
Puzhong Technology 51 MCU Development Board v3.0 Dynamic Digital Tube Part
#include typedef unsigned char u8; typedef unsigned int u16; u8 smgduan[16]={0x3F, 0x06, 0x5B, 0x4F, 0x66, 0x6D, 0x7D, 0x07, 0x7F, 0x6F, 0x77, 0x7C, 0x39, 0x5E, 0x79, 0x71}; // Segment selection u8 sm...
gbjkjku MCU
STM32F103 timer clock not understood
Today I saw a blog post that says: Assuming the system clock is 72Mhz, TIM1 is derived from PCLK2 (72MHz), and TIM2-7 is derived from PCLK1. The key is to set the clock pre-division number and the val...
ddllxxrr stm32/stm8
MicroPython plugin for PyCharm
FeaturesMicroPython support in PyCharm and IntelliJ.featureCode completion Download Python files or directories to the device Running the REPLCurrently, the plugin supports ESP8266, Pyboard and Microb...
dcexpert MicroPython Open Source section
Xilinx FPGA Design Advanced (Advanced Edition)
...
至芯科技FPGA大牛 FPGA/CPLD
PCB design grounding issues
Analog ground/digital ground and analog power supply/digital power supply are just relative concepts. The main reason for proposing these concepts is that the interference of digital circuits on analo...
jlcgwc PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号