EEWORLDEEWORLDEEWORLD

Part Number

Search

CD74ACT161M96G4

Description
Binary Counter, ACT Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO16, GREEN, PLASTIC, MS-012AC, SOIC-16
Categorylogic    logic   
File Size547KB,17 Pages
ManufacturerRochester Electronics
Websitehttps://www.rocelec.com/
Download Datasheet Parametric Compare View All

CD74ACT161M96G4 Online Shopping

Suppliers Part Number Price MOQ In stock  
CD74ACT161M96G4 - - View Buy Now

CD74ACT161M96G4 Overview

Binary Counter, ACT Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO16, GREEN, PLASTIC, MS-012AC, SOIC-16

CD74ACT161M96G4 Parametric

Parameter NameAttribute value
MakerRochester Electronics
package instructionGREEN, PLASTIC, MS-012AC, SOIC-16
Reach Compliance Codeunknown
Is SamacsysN
Other featuresTCO OUTPUT
Counting directionUP
seriesACT
JESD-30 codeR-PDSO-G16
length9.9 mm
Load/preset inputYES
Logic integrated circuit typeBINARY COUNTER
Operating modeSYNCHRONOUS
Number of digits4
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Package shapeRECTANGULAR
Package formSMALL OUTLINE
propagation delay (tpd)16.5 ns
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Trigger typePOSITIVE EDGE
width3.9 mm
minfmax80 MHz
Base Number Matches1
CD54ACT161, CD74ACT161
4-BIT SYNCHRONOUS BINARY COUNTERS
SCHS298B – APRIL 2000 – REVISED MARCH 2003
D
D
D
D
D
D
D
Inputs Are TTL-Voltage Compatible
Internal Look-Ahead for Fast Counting
Carry Output for n-Bit Cascading
Synchronous Counting
Synchronously Programmable
SCR-Latchup-Resistant CMOS Process and
Circuit Design
Exceeds 2-kV ESD Protection per
MIL-STD-883, Method 3015
CD54ACT161 . . . F PACKAGE
CD74ACT161 . . . E OR M PACKAGE
(TOP VIEW)
description/ordering information
CLR
CLK
A
B
C
D
ENP
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
CC
RCO
Q
A
Q
B
Q
C
Q
D
ENT
LOAD
The ’ACT161 devices are 4-bit binary counters. These synchronous, presettable counters feature an internal
carry look-ahead for application in high-speed counting designs. Synchronous operation is provided by having
all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed
by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output
counting spikes that normally are associated with synchronous (ripple-clock) counters. A buffered clock (CLK)
input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.
These devices are fully programmable; that is, they can be preset to any number between 0 and 9 or 15.
Presetting is synchronous; therefore, setting up a low level at the load input disables the counter and causes
the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.
The clear function is asynchronous. A low level at the clear (CLR) input sets all four of the flip-flop outputs low,
regardless of the levels of the CLK, load (LOAD), or enable inputs.
The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without
additional gating. Instrumental in accomplishing this function are ENP, ENT, and a ripple-carry output (RCO).
Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. Enabling RCO produces a
high-level pulse while the count is maximum (9 or 15, with Q
A
high). This high-level overflow ripple-carry pulse
can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the
level of CLK.
The counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or LOAD) that
modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of
the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the
stable setup and hold times.
ORDERING INFORMATION
TA
PACKAGE†
PDIP – E
–55°C to 125°C
55°C
SOIC – M
CDIP – F
Tube
Tube
Tape and reel
Tube
ORDERABLE
PART NUMBER
CD74ACT161E
CD74ACT161M
CD74ACT161M96
CD54ACT161F3A
TOP-SIDE
MARKING
CD74ACT161E
ACT161M
CD54ACT161F3A
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright
2003, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested
unless otherwise noted. On all other products, production
processing does not necessarily include testing of all parameters.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
1

CD74ACT161M96G4 Related Products

CD74ACT161M96G4 CD74ACT161MG4
Description Binary Counter, ACT Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO16, GREEN, PLASTIC, MS-012AC, SOIC-16 Binary Counter, ACT Series, Synchronous, Positive Edge Triggered, 4-Bit, Up Direction, CMOS, PDSO16, GREEN, PLASTIC, MS-012AC, SOIC-16
Maker Rochester Electronics Rochester Electronics
package instruction GREEN, PLASTIC, MS-012AC, SOIC-16 SOP,
Reach Compliance Code unknown unknown
Other features TCO OUTPUT TCO OUTPUT
Counting direction UP UP
series ACT ACT
JESD-30 code R-PDSO-G16 R-PDSO-G16
length 9.9 mm 9.9 mm
Load/preset input YES YES
Logic integrated circuit type BINARY COUNTER BINARY COUNTER
Operating mode SYNCHRONOUS SYNCHRONOUS
Number of digits 4 4
Number of functions 1 1
Number of terminals 16 16
Maximum operating temperature 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP
Package shape RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE
propagation delay (tpd) 16.5 ns 16.5 ns
Maximum seat height 1.75 mm 1.75 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V
surface mount YES YES
technology CMOS CMOS
Temperature level MILITARY MILITARY
Terminal form GULL WING GULL WING
Terminal pitch 1.27 mm 1.27 mm
Terminal location DUAL DUAL
Trigger type POSITIVE EDGE POSITIVE EDGE
width 3.9 mm 3.9 mm
minfmax 80 MHz 80 MHz
Recommended voltage regulator chip and MCU
[i=s] This post was last edited by Cheng Qiuxiang on 2019-1-22 10:40 [/i] What voltage regulator chips can output 6.4-6.5v? Input voltage 9v-12v, output current 2a, excluding voltage regulator diodes....
程秋香 Analogue and Mixed Signal
Overview of TI's 28335 chip
TMS320F28335 belongs to the TMS320C2000 digital signal controller (DSC) series. The C28x series in TI is DSC. The previous products were all fixed-point DSPs, while the F2833x series to which TMS320F2...
fish001 Microcontroller MCU
Discussion on reverse connection of MOS tube in protection circuit
The first discussion post is shown in Figure 1. A PMOS tube-involved overvoltage protection circuit uses a voltage regulator tube VT1 to stabilize the voltage at 5.1V. This way, the overvoltage protec...
shaorc Analog electronics
Bor application of bluenrg-1
Slow power-on can easily cause a freeze, so consider using bor undervoltage protection. There is a line in the manual that says bor can be configured by software, but it does not specify the specifica...
南城北巷 ST - Low Power RF
esp8266 cannot transfer data to APP
I hope to use esp8266 to display data on the APP. The current situation is that WIFI can establish a connection with the APP, and the serial port data can be received through the computer, but the dat...
mushu 51mcu
Read the good book "Operational Amplifier Parameter Analysis and LTspice Application Simulation" 07 Slew Rate and Full Power Bandwidth Case Analysis
[i=s]This post was last edited by 1nnocent on 2021-5-26 12:18[/i]I had some understanding of slew rate when I was playing with op amps before, but I had never calculated it specifically. However, it i...
1nnocent Analog electronics

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号