EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

1206J2000681KDR

Description
CAP CER 680PF 200V X7R 1206
CategoryPassive components   
File Size540KB,9 Pages
ManufacturerKnowles
Websitehttp://www.knowles.com
Environmental Compliance
Download Datasheet Parametric View All

1206J2000681KDR Overview

CAP CER 680PF 200V X7R 1206

1206J2000681KDR Parametric

Parameter NameAttribute value
capacitance680pF
Tolerance±10%
Voltage - Rated200V
Temperature CoefficientX7R
Operating temperature-55°C ~ 125°C
characteristichigh temperature
grade-
applicationHigh reliability
failure rate-
Installation typeSurface mount, MLCC
Package/casing1206 (3216 metric)
size/dimensions0.126" long x 0.063" wide (3.20mm x 1.60mm)
Height - Installation (maximum)-
Thickness (maximum)0.063"(1.60mm)
lead spacing-
Lead form-
notifyThere is currently market demand for these product types, so lead times will change and extend. Lead times may vary.
Intel plans to launch 32-core processor in 2010, targeting Sun
Sina Technology News, Beijing time, July 11, according to foreign media reports, Intel's plan five years ago was to launch a processor with a main frequency of 20GHz in 2010, but now the company has t...
settleinsh FPGA/CPLD
Renesas M16C/6S Series MCU
Renesas Technology Corporation exhibited PLC (Power Line Communication) components and electric motor platforms at the Asian Energy Week. Through PLC, automatic detection of power meters and terminal ...
rain MCU
EEWORLD University ---- Introduction to Deep Learning of Neural Networks
Introduction to Deep Learning of Neural Networks : https://training.eeworld.com.cn/course/5281This training provides an introduction to deep learning, which have roots in neural networks and are model...
hi5 Talking
DSP AD current sampling data fitting curve
1. Calculation formula. Current AD value:( Three-phase current value)The sliding resistor RPH1 is adjusted to 1.435K. When TH1 outputs 3V, the current is 51A. Summary: After completing the experiment,...
火辣西米秀 DSP and ARM Processors
FPGA introductory series experimental tutorial - key debounce control LED on and off.pdf
FPGA introductory series experimental tutorial - key debounce control LED on and off.pdf...
zxopenljx EE_FPGA Learning Park
ADC12 module of MSP430F149
1 OverviewThe ADC12 of MSP430F149 is a SAR type 12-bit AD with a total of 16 input channels, including 8 independent external input channels, 2 channels connected to external Vref+, Vref-, and 3 inter...
fish001 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号