EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

C1210X390F8HAC7800

Description
CAP CER 1210 39PF 10V ULTRA STAB
CategoryPassive components   
File Size55KB,1 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Environmental Compliance
Download Datasheet Parametric View All

C1210X390F8HAC7800 Overview

CAP CER 1210 39PF 10V ULTRA STAB

C1210X390F8HAC7800 Parametric

Parameter NameAttribute value
capacitance39pF
Tolerance±1%
Voltage - Rated10V
Temperature CoefficientX8R
Operating temperature-55°C ~ 150°C
characteristicLow ESL, soft termination
grade-
applicationBoardflex sensitive
failure rate-
Installation typeSurface mount, MLCC
Package/casing1210 (3225 metric)
size/dimensions0.130" long x 0.102" wide (3.30mm x 2.60mm)
Height - Installation (maximum)-
Thickness (maximum)0.039"(0.98mm)
lead spacing-
Lead form-
Ink screen calendar based on AB32 and RT-Thread, open source
Project Background This project is one of the participating projects in the [RT-Thread x RISC-V Application Innovation Competition] Project Introduction What problem does this project solve?Traditiona...
Fillmore Real-time operating system RTOS
Transistor common emitter amplifier circuit
[i=s]This post was last edited by S3S4S5S6 on 2020-8-25 15:51[/i]The figure below is a basic triode amplifier circuit. The circuit parameters are marked in the figure. C12 is 4.7pF. The other paramete...
S3S4S5S6 Analog electronics
[RISC-V] Domestic IDE MRS V1.50+JLink! GD32VF103 development practice
[i=s]This post was last edited by Moiiiiilter on 2021-7-16 11:14[/i]Previously, the onboard LINK debugging and downloading of GD32VF103C_START felt very slow. Recently, I found that the latest V1.50 v...
Moiiiiilter Domestic Chip Exchange
28335 Clock, peripheral and register configuration
1. Clock generation process The external clock or external crystal oscillator provides the clock source OSCCLK to the F28335, enabling the on-chip PLL circuit of the F28335. The PLL circuit multiplies...
Jacktang Microcontroller MCU
The problem of too small spacing between chip leads in AD
[i=s]This post was last edited by yjguohua on 2019-2-20 10:00[/i] [color=#001000][backcolor=rgb(255, 255, 255)]Because the chip pin spacing is less than 10mil, the pad lead spacing is too small, and a...
yjguohua PCB Design
ARM+DSP+IPU heterogeneous multi-core processors communicate between cores through IPC components
##ARM+DSP+IPU heterogeneous multi-core processors communicate between cores through IPC components###1. IPC inter-core communication IPC (Inter-Processor Communication) provides an API that is indepen...
bqgup Innovation Lab

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号