74HC595; 74HCT595
Rev. 10 — 29 April 2021
8-bit serial-in, serial or parallel-out shift register with output
latches; 3-state
Product data sheet
1. General description
The 74HC595; 74HCT595 is an 8-bit serial-in/serial or parallel-out shift register with a storage
register and 3-state outputs. Both the shift and storage register have separate clocks. The device
features a serial input (DS) and a serial output (Q7S) to enable cascading and an asynchronous
reset MR input. A LOW on MR will reset the shift register. Data is shifted on the LOW-to-HIGH
transitions of the SHCP input. The data in the shift register is transferred to the storage register
on a LOW-to-HIGH transition of the STCP input. If both clocks are connected together, the shift
register will always be one clock pulse ahead of the storage register. Data in the storage register
appears at the output whenever the output enable input (OE) is LOW. A HIGH on OE causes the
outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the
state of the registers. Inputs include clamp diodes. This enables the use of current limiting resistors
to interface inputs to voltages in excess of V
CC
.
2. Features and benefits
•
•
•
•
•
•
•
8-bit serial input
8-bit serial or parallel output
Storage register with 3-state outputs
Shift register with direct clear
100 MHz (typical) shift out frequency
Complies with JEDEC standard no. 7A
Input levels:
•
For 74HC595: CMOS level
•
For 74HCT595: TTL level
ESD protection:
•
HBM JESD22-A114F exceeds 2000 V
•
MM JESD22-A115-A exceeds 200 V
Multiple package options
Specified from -40 °C to +85 °C and from -40 °C to +125 °C
•
•
•
3. Applications
•
•
Serial-to-parallel data conversion
Remote control holding register
Nexperia
74HC595; 74HCT595
8-bit serial-in, serial or parallel-out shift register with output latches; 3-state
4. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range
74HC595D
74HCT595D
74HC595DB
74HCT595DB
74HC595PW
74HCT595PW
74HC595BQ
74HCT595BQ
74HC595BZ
-40 °C to +125 °C
DHXQFN16
-40 °C to +125 °C
DHVQFN16
-40 °C to +125 °C
TSSOP16
-40 °C to +125 °C
SSOP16
-40 °C to +125 °C
Name
SO16
Description
plastic small outline package; 16 leads;
body width 3.9 mm
plastic shrink small outline package; 16 leads;
body width 5.3 mm
plastic thin shrink small outline package; 16 leads;
body width 4.4 mm
Version
SOT109-1
SOT338-1
SOT403-1
plastic dual in-line compatible thermal enhanced
SOT763-1
very thin quad flat package; no leads; 16 terminals;
body 2.5 × 3.5 × 0.85 mm
plastic, leadless dual in-line compatible thermal
enhanced extreme thin quad flat package;
no leads; 16 terminals; 0.4 mm pitch;
body 2 mm × 2.4 mm × 0.48 mm
SOT8016-1
5. Functional diagram
14 DS
11 SHCP
10 MR
8-STAGE SHIFT REGISTER
Q7S
12 STCP
8-BIT STORAGE REGISTER
9
13 OE
3-STATE OUTPUTS
Q0 Q1 Q2 Q3 Q4 Q5 Q6 Q7
15 1
2
3
4
5
6
7
mna554
Fig. 1.
Functional diagram
13
11
12
Q7S
Q0
Q1
14
Q2
DS
Q3
Q4
Q5
Q6
Q7
MR
10
OE
13
mna552
12
10
9
15
1
2
3
4
5
6
7
EN3
C2
R
C1/
1D
2D
3
15
1
2
3
4
5
6
7
9
mna553
SHCP STCP
11
14
SRG8
Fig. 2.
Logic symbol
Fig. 3.
IEC logic symbol
74HC_HCT595
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 10 — 29 April 2021
2 / 22
Nexperia
74HC595; 74HCT595
8-bit serial-in, serial or parallel-out shift register with output latches; 3-state
STAGE 0
DS
D
FF0
CP
SHCP
MR
R
Q
D
STAGES 1 TO 6
Q
STAGE 7
D
FF7
CP
R
Q
Q7S
D
CP
STCP
OE
Q
D
CP
Q
LATCH
LATCH
Q0
Q1 Q2 Q3 Q4 Q5 Q6
Q7
mna555
Fig. 4.
Logic diagram
6. Pinning information
6.1. Pinning
74HC595
74HCT595
terminal 1
index area
Q2
2
3
4
5
6
7
8
GND
Q7S
9
GND
(1)
16 V
CC
15 Q0
14 DS
13 OE
12 STCP
11 SHCP
10 MR
Q1
1
74HC595
74HCT595
Q1
Q2
Q3
Q4
Q5
Q6
Q7
GND
1
2
3
4
5
6
7
8
001aao242
Q3
Q4
16 V
CC
15 Q0
14 DS
13 OE
12 STCP
11 SHCP
10 MR
9
Q7S
Q5
Q6
Q7
001aao243
Transparent top view
Fig. 5.
Pin configuration for SOT109-1 (SO16),
SOT338-1 (SSOP16) and SOT403-1 (TSSOP16)
(1) This is not a ground pin. There is no electrical or
mechanical requirement to solder the pad. In case
soldered, the solder land should remain floating or
connected to GND.
Fig. 6.
Pin configuration for SOT763-1 (DHVQFN16)
74HC_HCT595
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 10 — 29 April 2021
3 / 22
Nexperia
74HC595; 74HCT595
8-bit serial-in, serial or parallel-out shift register with output latches; 3-state
74HC595
16 V
CC
terminal 1
index area
Q2
Q3
Q4
Q5
Q6
Q7
2
3
4
5
6
7
GND
(1)
8
9
Q1
15 Q0
14 DS
13 OE
12 STCP
11 SHCP
10 MR
aaa-032839
1
GND
Transparent top view
(1) This is not a ground pin. There is no electrical or mechanical requirement to solder the pad. In case soldered,
the solder land should remain floating or connected to GND.
Fig. 7.
Pin configuration SOT8016-1 (DHXQFN16)
6.2. Pin description
Table 2. Pin description
Symbol
Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7
GND
Q7S
MR
SHCP
STCP
OE
DS
Q0
V
CC
Pin
15, 1, 2, 3, 4, 5, 6, 7
8
9
10
11
12
13
14
15
16
Description
parallel data output
ground (0 V)
serial data output
master reset (active LOW)
shift register clock input
storage register clock input
output enable input (active LOW)
serial data input
parallel data output 0
supply voltage
Q7S
74HC_HCT595
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 10 — 29 April 2021
4 / 22
Nexperia
74HC595; 74HCT595
8-bit serial-in, serial or parallel-out shift register with output latches; 3-state
7. Functional description
Table 3. Function table
H = HIGH voltage state; L = LOW voltage state; ↑ = LOW-to-HIGH transition;
X = don’t care; NC = no change; Z = high-impedance OFF-state.
Control
SHCP
X
X
X
↑
STCP
X
↑
X
X
OE
L
L
H
L
MR
L
L
L
H
Input Output
DS
X
X
X
H
Q7S
L
L
L
Q6S
Qn
NC
L
Z
NC
a LOW-level on MR only affects the shift registers
empty shift register loaded into storage register
shift register clear; parallel outputs in high-impedance OFF-state
logic HIGH-level shifted into shift register stage 0. Contents of all
shift register stages shifted through, e.g. previous state of stage 6
(internal Q6S) appears on the serial output (Q7S).
contents of shift register stages (internal QnS) are transferred to the
storage register and parallel output stages
contents of shift register shifted through; previous contents of the
shift register is transferred to the storage register and the parallel
output stages
Function
X
↑
↑
↑
L
L
H
H
X
X
NC
Q6S
QnS
QnS
SHCP
DS
STCP
MR
OE
Q0
Q1
Z-state
Z-state
Q6
Q7
Q7S
Z-state
Z-state
mna556
Fig. 8.
Timing diagram
74HC_HCT595
All information provided in this document is subject to legal disclaimers.
©
Nexperia B.V. 2021. All rights reserved
Product data sheet
Rev. 10 — 29 April 2021
5 / 22