EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

10075025-G01-34ULF

Description
Headers & Wire Housings SHROUDED 2 ROW VERT THRU HOLE 34POS
CategoryThe connector   
File Size162KB,2 Pages
ManufacturerFCI / Amphenol
Environmental Compliance
Download Datasheet Parametric View All

10075025-G01-34ULF Online Shopping

Suppliers Part Number Price MOQ In stock  
10075025-G01-34ULF - - View Buy Now

10075025-G01-34ULF Overview

Headers & Wire Housings SHROUDED 2 ROW VERT THRU HOLE 34POS

10075025-G01-34ULF Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerFCI / Amphenol
Product CategoryHeaders & Wire Housings
RoHSDetails
ProductHeaders
TypeShrouded
Number of Positions34 Position
Pitch2 mm
Number of Rows2 Row
Mounting Style-
Termination StyleThrough Hole
Mounting AngleStraight
Contact PlatingGold
Mating Post Length4 mm
Termination Post Length2 mm
PackagingTube
Current Rating2 A
Housing MaterialThermoplastic
Contact MaterialPhosphor Bronze
Insulation Resistance1000 MOhms
Maximum Operating Temperature+ 125 C
Minimum Operating Temperature- 40 C
Factory Pack Quantity15
Ultrasonic standing wave axial suspension moving device
[i=s] This post was last edited by Yanyun Shibaqi on 2019-5-24 17:07 [/i] [align=center][font=黑体][size=7]Ultrasonic Standing Wave Axial Suspension Moving Device [/size][/font][/align] [align=left][fon...
燕云十八骑 GD32 MCU
【Goodbye 2021, Hello 2022】Keep your passion and keep moving forward
[i=s]This post was last edited by DDZZ669 on 2022-1-2 15:37[/i]2021 is a busy year, and we have grown together with EEWorld in this year. Embedded Tour with EEWorldDuring college, I stepped into the w...
DDZZ669 Talking
8. Contents that students need to master
Students who focus on "control" competition questions need to understand and master the following knowledge points: Based on the previous competition questions, students who focus on "control" competi...
sigma Electronics Design Contest
Altium Designer drawing specification: Layer usage
Author: Cai Lian Modification time: 2020-04-28 PS: Refer to the posts on the Internet and Jialichuang’s standards.The meaning of common layers in Altiium Designer drawingsSignal Layer: Mainly used to ...
shine9547788 PCB Design
FPC production process
[size=14px] To date, almost all FPC manufacturing processes have been processed using the subtractive method (etching method). According to Carbon Technology, copper-clad laminate is usually used as t...
方学放 PCB Design
4 Common Problems with Isolating Signals and Power
High voltage circuit designs require isolation to protect operators, communicate with low voltage circuits, and eliminate unwanted noise within the system. Digital isolators provide a simple and relia...
qwqwqw2088 Analogue and Mixed Signal

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号