EEWORLDEEWORLDEEWORLD

Part Number

Search

5SGSED6N1F45C2L

Description
FPGA - Field Programmable Gate Array FPGA - Stratix V GS 2320 LABS 840 IOs
Categorysemiconductor    Programmable logic devices   
File Size812KB,23 Pages
ManufacturerIntel
Websitehttp://www.intel.com/
Environmental Compliance
Download Datasheet Parametric View All

5SGSED6N1F45C2L Online Shopping

Suppliers Part Number Price MOQ In stock  
5SGSED6N1F45C2L - - View Buy Now

5SGSED6N1F45C2L Overview

FPGA - Field Programmable Gate Array FPGA - Stratix V GS 2320 LABS 840 IOs

5SGSED6N1F45C2L Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerIntel
Product CategoryFPGA - Field Programmable Gate Array
Shipping RestrictionsThis product may require additional documentation to export from the United States.
RoHSDetails
ProductStratix V GS
Number of Logic Elements583000
Number of Logic Array Blocks - LABs220000
Number of I/Os840 I/O
Operating Supply Voltage850 mV
Minimum Operating Temperature0 C
Maximum Operating Temperature+ 70 C
Mounting StyleSMD/SMT
Package / CaseFBGA-1932
PackagingTray
Data Rate14.1 Gb/s
Embedded Block RAM - EBR6.71 Mbit
Moisture SensitiveYes
Number of Transceivers48 Transceiver
Factory Pack Quantity12
Total Memory51.71 Mbit
2015.10.01
Stratix V Device Overview
Subscribe
Send Feedback
SV51001
Altera’s 28-nm Stratix
®
V FPGAs include innovations such as an enhanced core architecture, integrated
transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual
property (IP) blocks.
With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices optimized for:
• Bandwidth-centric applications and protocols, including PCI Express
®
(PCIe
®
) Gen3
• Data-intensive applications for 40G/100G and beyond
• High-performance, high-precision digital signal processing (DSP) applications
Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of
applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-
risk, low-cost path to HardCopy
®
V ASICs.
Related Information
Stratix V Device Handbook: Known Issues
Lists the planned updates to the
Stratix V Device Handbook
chapters.
Stratix V Family Variants
The Stratix V device family contains the GT, GX, GS, and E variants.
Stratix V GT
devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications
that require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communica‐
tions systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and
GX channels, respectively.
Stratix V GX
devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These
transceivers also support backplane and optical interface applications. These devices are optimized for
high-performance, high-bandwidth applications such as 40G/100G optical transport, packet processing,
and traffic management found in wireline, military communications, and network test equipment
markets.
Stratix V GS
devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18
or 1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps
data rate capability. These transceivers also support backplane and optical interface applications. These
devices are optimized for transceiver-based DSP-centric applications found in wireline, military,
broadcast, and high-performance computing markets.
2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
©
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
Disassembly of GM520 differential pressure gauge
The parameters of the differential pressure gauge to be folded this time are as follows:Actual photos:The outer layer of yellow skin is glued on, and the calibration date expires in July 2018.The circ...
littleshrimp Test/Measurement
I've seen wire winding, but I've never seen one so creative!
Original article by Mr. Gaosuo | Huang GangIf you ask everyone what winding methods they have seen? As a colleague of PCB engineers, you can usually easily answer the following: 3H/5H winding, large w...
yvonneGan PCB Design
Please recommend a domestically produced isolated 485 chip with a single power supply
Isolation should be above 2500v, speed should meet basic requirements, and it is best to work with 3.3v power supply, thank you!...
sparks- Domestic Chip Exchange
【ufun learning】Part 4: Serial port printing output
[i=s]This post was last edited by yin_wu_qing on 2019-7-28 15:02[/i]Have a nice weekend, everyone. Playing with the UFUN development board and enriching your spare time is quite fulfilling. Today I lo...
yin_wu_qing MCU
About MOS tube recommendation
The 12VDC signal controls the on and off of the 24VDC relay. I want to use a MOS tube to drive it. Is there any economical and small MOS tube to recommend? If there is any other better solution, pleas...
xhd1099924128 Analog electronics
How to keep the AD schematic synchronized with the PCB after it is split?
I spent two schematics at the beginning, and after I finished drawing the PCB, the schematics looked a bit messy, so I divided the schematics into several more according to the functions. However, I f...
liyancao001 PCB Design

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号