8725BY-01LFT datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 8725BY-01LFT

8725BY-01LFT: DescriptionClock Generators & Support Products Differential-to-HSTL Zero Delay Clock; Categorylogic logic; File Size708KB，19 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric Compare View All

8725BY-01LFT Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	8725BY-01LFT	-	-	View	Buy Now

8725BY-01LFT Overview

Clock Generators & Support Products Differential-to-HSTL Zero Delay Clock

8725BY-01LFT Parametric

Parameter Name	Attribute value
Brand Name	Integrated Device Technology
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	IDT (Integrated Device Technology)
Parts packaging code	TQFP
package instruction	LQFP, QFP32,.35SQ,32
Contacts	32
Manufacturer packaging code	PRG32
Reach Compliance Code	compliant
ECCN code	EAR99
Samacsys Confidence	3
Samacsys Status	Released
Samacsys PartID	11129713
Samacsys Pin Count	32
Samacsys Part Category	Integrated Circuit
Samacsys Package Category	Quad Flat Packages
Samacsys Footprint Name	PRG32_-
Samacsys Released Date	2020-01-30 17:18:03
Is Samacsys	N
Other features	ALSO OPERATES WITH 1.6V TO 2V SUPPLY
series	5V
Input adjustment	DIFFERENTIAL MUX
JESD-30 code	S-PQFP-G32
JESD-609 code	e3
length	7 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
Humidity sensitivity level	3
Number of functions	1
Number of inverted outputs
Number of terminals	32
Actual output times	5
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP32,.35SQ,32
Package shape	SQUARE
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Prop。Delay @ Nom-Sup	4.4 ns
propagation delay (tpd)	4.4 ns
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.045 ns
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
Temperature level	COMMERCIAL
Terminal surface	Matte Tin (Sn) - annealed
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	7 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Differential-to-HSTL Zero Delay Clock

Generator

ICS8725B-01

DATA SHEET

General Description

The ICS8725B-01 is a highly versatile 1:5 Differential-

to-HSTL clock generator and a member of the

HiPerClockS™

HiPerClockS™ family of High Performance Clock

Solutions from IDT. The ICS8725B-01 has a fully

integrated PLL and can be configured as zero delay

buffer, multiplier or divider, and has an output frequency range of

31.25MHz to 700MHz. The reference divider, feedback divider and

output divider are each programmable, thereby allowing for the

following output-to-input frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4,

1:8. The external feedback allows the device to achieve “zero delay”

between the input clock and the output clocks. The PLL_SEL pin can

be used to bypass the PLL for system test and debug purposes. In

bypass mode, the reference clock is routed around the PLL and into

the internal output dividers.

Features

•

Five differential HSTL output pairs

Selectable differential CLKx/nCLKx input pairs

CLKx/nCLKx pairs can accept the following differential

input levels: LVPECL, LVDS, HSTL, HCSL, SSTL

Output frequency range: 31.25MHz to 700MHz

Input frequency range: 31.25MHz to 700MHz

VCO range: 250MHz to 700MHz

External feedback for “zero delay” clock regeneration

with configurable frequencies

Programmable dividers allow for the following output-to-input

frequency ratios: 8:1, 4:1, 2:1, 1:1, 1:2, 1:4, 1:8

Static phase offset: 15ps ± 135ps

Cycle-to-cycle jitter: 25ps (maximum)

Output skew: 45ps (maximum)

3.3V core, 1.8V output operating supply

0°C to 70°C ambient operating temperature

Available in both standard (RoHS 5) and lead-free (RoHS 6)

packages

ICS

Block Diagram

PLL_SEL

nQ0

nQ1

CLK1

nCLK1

CLK_SEL

FB_IN

nFB_IN

8:1, 4:1, 2:1, 1:1

1:2, 1:4, 1:8

nQ3

nQ2

Pin Assignment

PLL_SEL

SEL3

GND

DDA

DDO

nQ4

CLK0

nCLK0

÷1, ÷2, ÷4, ÷8

÷16, ÷32, ÷64

32 31 30 29 28 27 26 25

SEL0

SEL1

CLK0

nCLK0

CLK1

nCLK1

CLK_SEL

10 11 12 13 14 15 16

nFB_IN

FB_IN

SEL2

DDO

GND

nQ0

DDO

nQ3

nQ2

nQ1

DDO

PLL

nQ4

SEL0

SEL1

SEL2

SEL3

ICS8725B-01

32-Lead LQFP

7mm x 7mm x 1.4mm package body

Y Package

Top View

ICS8725BY-01 REVISION A JULY 16, 2009

8725BY-01LFT Related Products

	8725BY-01LFT	8725BY-01LF
Description	Clock Generators & Support Products Differential-to-HSTL Zero Delay Clock	Clock Generators & Support Products Differential-to-HSTL Zero Delay Clock
Brand Name	Integrated Device Technology	Integrated Device Technology
Is it lead-free?	Lead free	Lead free
Is it Rohs certified?	conform to	conform to
Maker	IDT (Integrated Device Technology)	IDT (Integrated Device Technology)
Parts packaging code	TQFP	TQFP
package instruction	LQFP, QFP32,.35SQ,32	LQFP, QFP32,.35SQ,32
Contacts	32	32
Manufacturer packaging code	PRG32	PRG32
Reach Compliance Code	compliant	compliant
ECCN code	EAR99	EAR99
Samacsys Confidence	3	3
Samacsys Status	Released	Released
Samacsys PartID	11129713	1176275
Samacsys Pin Count	32	32
Samacsys Part Category	Integrated Circuit	Integrated Circuit
Samacsys Package Category	Quad Flat Packages	Quad Flat Packages
Samacsys Footprint Name	PRG32_-	PRG32-_
Samacsys Released Date	2020-01-30 17:18:03	2020-01-31 03:42:46
Is Samacsys	N	N
Other features	ALSO OPERATES WITH 1.6V TO 2V SUPPLY	ALSO OPERATES WITH 1.6V TO 2V SUPPLY
series	5V	5V
Input adjustment	DIFFERENTIAL MUX	DIFFERENTIAL MUX
JESD-30 code	S-PQFP-G32	S-PQFP-G32
JESD-609 code	e3	e3
length	7 mm	7 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER	PLL BASED CLOCK DRIVER
Humidity sensitivity level	3	3
Number of functions	1	1
Number of terminals	32	32
Actual output times	5	5
Maximum operating temperature	70 °C	70 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LQFP	LQFP
Encapsulate equivalent code	QFP32,.35SQ,32	QFP32,.35SQ,32
Package shape	SQUARE	SQUARE
Package form	FLATPACK	FLATPACK
Peak Reflow Temperature (Celsius)	260	260
power supply	3.3 V	3.3 V
Prop。Delay @ Nom-Sup	4.4 ns	4.4 ns
propagation delay (tpd)	4.4 ns	4.4 ns
Certification status	Not Qualified	Not Qualified
Same Edge Skew-Max（tskwd）	0.045 ns	0.045 ns
Maximum seat height	1.6 mm	1.6 mm
Maximum supply voltage (Vsup)	3.465 V	3.465 V
Minimum supply voltage (Vsup)	3.135 V	3.135 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V
surface mount	YES	YES
Temperature level	COMMERCIAL	COMMERCIAL
Terminal surface	Matte Tin (Sn) - annealed	Matte Tin (Sn) - annealed
Terminal form	GULL WING	GULL WING
Terminal pitch	0.8 mm	0.8 mm
Terminal location	QUAD	QUAD
Maximum time at peak reflow temperature	30	30
width	7 mm	7 mm
Base Number Matches	1	1

Recommended Resources

T flip-flop circuit structure and its input-output signal waveform

Discrete component sound and light control stair delay switch circuit (8)

Principle circuit of color TV thyristor switching power supply

Wien bridge oscillator circuit diagram using CMOS devices

RTD isolated transmit/receive circuit

Three-tube FM wireless microphone production circuit

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components