GS841Z36AGT-150I datasheet, PDF

Datasheet> All Categories > storage> storage> GS841Z36AGT-150I

GS841Z36AGT-150I: Description4Mb Pipelined and Flow Through Synchronous NBT SRAMs; Categorystorage storage; File Size484KB，30 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/; Environmental Compliance

Download Datasheet Parametric View All

GS841Z36AGT-150I Overview

4Mb Pipelined and Flow Through Synchronous NBT SRAMs

GS841Z36AGT-150I Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	GSI Technology
Parts packaging code	QFP
package instruction	LQFP,
Contacts	100
Reach Compliance Code	compli
ECCN code	3A991.B.2.B
Maximum access time	10 ns
Other features	FLOW-THROUGH OR PIPELINED ARCHITECTURE
JESD-30 code	R-PQFP-G100
JESD-609 code	e3
length	20 mm
memory density	4718592 bi
Memory IC Type	ZBT SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	100
word count	131072 words
character code	128000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	128KX36
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Package shape	RECTANGULAR
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	PURE MATTE TIN
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	NOT SPECIFIED
width	14 mm

Preview

Download Datasheet

View All

GS841Z18/36AT-180/166/150/100

100-Pin TQFP

Commercial Temp

Industrial Temp

Features

• 256K x 18 and 128K x 36 configurations

• User-configurable Pipelined and Flow Through mode

• NBT (No Bus Turn Around) functionality allows zero wait

• Fully pin-compatible with both pipelined and flow through

NtRAM™, NoBL™ and ZBT™ SRAMs

• IEEE 1149.1 JTAG-compatible Boundary Scan

• 3.3 V +10%/–5% core power supply

• 2.5 V or 3.3 V I/O supply

• LBO pin for Linear or Interleave Burst mode

• Byte write operation (9-bit Bytes)

• 3 chip enable signals for easy depth expansion

• Clock Control, registered, address, data, and control

• ZZ Pin for automatic power-down

• JEDEC-standard 100-lead TQFP package

• Pb-Free 100-lead TQFP package available

4Mb Pipelined and Flow Through

Synchronous NBT SRAMs

180 MHz–100 MHz

3.3 V V

2.5 V and 3.3 V V

DDQ

Because it is a synchronous device, address, data inputs, and

read/ write control inputs are captured on the rising edge of the

input clock. Burst order control (LBO) must be tied to a power

rail for proper operation. Asynchronous inputs include the

Sleep mode enable (ZZ) and Output Enable. Output Enable can

be used to override the synchronous control of the output

drivers and turn the RAM's output drivers off at any time.

Write cycles are internally self-timed and initiated by the rising

edge of the clock input. This feature eliminates complex off-

chip write pulse generation required by asynchronous SRAMs

and simplifies input signal timing.

The GS841Z18/36AT may be configured by the user to

operate in Pipeline or Flow Through mode. Operating as a

pipelined synchronous device, in addition to the rising-edge-

triggered registers that capture input signals, the device

incorporates a rising-edge-triggered output register. For read

cycles, pipelined SRAM output data is temporarily stored by

the edge-triggered output register during the access cycle and

then released to the output drivers at the next rising edge of

clock.

The GS841Z18/36AT is implemented with GSI's high

performance CMOS technology and is available in a JEDEC-

Standard 100-pin TQFP package.

Functional Description

The GS841Z18/36AT is a 4Mbit Synchronous Static SRAM.

GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or other

pipelined read/double late write or flow through read/single

late write SRAMs, allow utilization of all available bus

bandwidth by eliminating the need to insert deselect cycles

when the device is switched from read to write cycles.

Parameter Synopsis

Pipeline

3-1-1-1

Flow

Through

2-1-1-1

tCycle

–180

5.5 ns

3.2 ns

335 mA

8 ns

9.1 ns

210 mA

–166

6.0 ns

3.5 ns

310 mA

8.5 ns

10 ns

190 mA

–150

6.6 ns

3.8 ns

280 mA

10 ns

12 ns

165 mA

–100

10 ns

4.5 ns

190 mA

12 ns

15 ns

135 mA

Rev: 1.02 11/2004

1/30

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

GS841Z18/36AT-180/166/150/100

Functional Details

Clocking

Deassertion of the Clock Enable (CKE) input blocks the Clock input from reaching the RAM's internal circuits. It may be used to

suspend RAM operations. Failure to observe Clock Enable set-up or hold requirements will result in erratic operation.

Pipeline Mode Read and Write Operations

All inputs (with the exception of Output Enable, Linear Burst Order and Sleep) are synchronized to rising clock edges. Single cycle

read and write operations must be initiated with the Advance/Load pin (ADV) held low, in order to load the new address. Device

activation is accomplished by asserting all three of the Chip Enable inputs (E

, E

and E

). Deassertion of any one of the Enable

inputs will deactivate the device.

Function

Read

Write Byte “a”

Write Byte “b”

Write Byte “c”

Write Byte “d”

Write all Bytes

Write Abort/NOP

Read operation is initiated when the following conditions are satisfied at the rising edge of clock: CKE is asserted Low, all three

chip enables (E1, E2, and E3) are active, the write enable input signals W is deasserted high, and ADV is asserted low. The address

presented to the address inputs is latched in to address register and presented to the memory core and control logic. The control

logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At

the next rising edge of clock the read data is allowed to propagate through the output register and onto the Output pins.

Write operation occurs when the RAM is selected, CKE is active and the Write input is sampled low at the rising edge of clock.

The Byte Write Enable inputs (B

, B

and B

) determine which bytes will be written. All or none may be activated. A Write

Cycle with no Byte Write inputs active is a no-op cycle. The pipelined NBT SRAM provides double late write functionality,

matching the write command versus data pipeline length (2 cycles) to the read command versus data pipeline length (2 cycles). At

the first rising edge of clock, Enable, Write, Byte Write(s), and Address are registered. The Data In associated with that address is

required at the third rising edge of clock.

Flow Through Mode Read and Write Operations

Operation of the RAM in Flow Through mode is very similar to operations in Pipeline mode. Activation of a Read Cycle and the

use of the Burst Address Counter is identical. In Flow Through mode the device may begin driving out new data immediately after

new address are clocked into the RAM, rather than holding new data until the following (second) clock edge. Therefore, in Flow

Through mode the read pipeline is one cycle shorter than in Pipeline mode.

Write operations are initiated in the same way as well, but differ in that the write pipeline is one cycle shorter, preserving the ability

to turn the bus from reads to writes without inserting any dead cycles. While the pipelined NBT RAMs implement a double late

write protocol, in Flow Through mode a single late write protocol mode is observed. Therefore, in Flow Through mode, address

and control are registered on the first rising edge of clock and data in is required at the data input pins at the second rising edge of

clock.

Rev: 1.02 11/2004

5/30

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Recommended Resources

STK461 power amplifier circuit diagram

Sasson brand BC-203 refrigerator circuit

Simple integrated circuit quick tester circuit

Jinlong CPT-8A monitored automatic range hood wiring diagram

Power supply circuit diagram of PMV-P-14VC color display

DSP Flash API Steps: Preparation:1. Modify Flash2833x_API_Config.h to adapt to your target operation status 2. Add Flash2833x_API_Library.h to the code 3. Add the Flash API library to the project Own application:4. Initia...; 灞波儿奔 DSP and ARM Processors

The physical meaning of FFT results: [align=left][font=sans-serif][size=4]FFT is a fast algorithm for discrete Fourier transform, which can transform a signal into the frequency domain. Some signals are difficult to see any characteristi...; 灞波儿奔 DSP and ARM Processors

MSP430 - Timer_A timer interrupt program: 1. Use the timer timing function to realize the timer single overflow interrupt and realize P3.0 square wave output #include "cc430x613x.h"void main(){WDTCTL = WDTPW + WDTHOLD; // Stop watchdog timerP...; 火辣西米秀 Microcontroller MCU

Buck switching power supply MOS tube gate has pwm signal, but cannot conduct normally: I am a power supply novice. Recently, my teacher asked me to make a digital buck circuit. I used a signal generator to generate the pwm signal. After I finished, I found that the gate of the pmos tube...; taoanting2022 Switching Power Supply Study Group

Motor Driver: I have just started working on motor drivers. Do you have any good learning materials or learning experiences? Thanks for the guidance of all the seniors....; angelment Integrated technical exchanges

How much do you know about the "ADI Inside" behind these popular healthcare products?: As an excellent supplier in the semiconductor field, ADI also has diversified development in medical electronics, including prevention, diagnosis, treatment and disease management.In the prevention st...; EEWORLD社区 Medical Electronics

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components