HY57V281620HCLT-7 datasheet, PDF

Datasheet> All Categories > storage> storage> HY57V281620HCLT-7

HY57V281620HCLT-7: Description4 Banks x 2M x 16bits Synchronous DRAM; Categorystorage storage; File Size95KB，13 Pages; ManufacturerSK Hynix; Websitehttp://www.hynix.com/eng/

Download Datasheet Parametric Compare View All

HY57V281620HCLT-7 Overview

4 Banks x 2M x 16bits Synchronous DRAM

HY57V281620HCLT-7 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	SK Hynix
Parts packaging code	TSOP2
package instruction	TSOP2, TSOP54,.46,32
Contacts	54
Reach Compliance Code	compli
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	5.4 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	143 MHz
I/O type	COMMON
interleaved burst length	1,2,4,8
JESD-30 code	R-PDSO-G54
length	22.238 mm
memory density	134217728 bi
Memory IC Type	SYNCHRONOUS DRAM
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	54
word count	8388608 words
character code	8000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	8MX16
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP2
Encapsulate equivalent code	TSOP54,.46,32
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3 V
Certification status	Not Qualified
refresh cycle	4096
Maximum seat height	1.194 mm
self refresh	YES
Continuous burst length	1,2,4,8,FP
Maximum standby current	0.001 A
Maximum slew rate	0.24 mA
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	10.16 mm

HY57V281620HCLT-7 Related Products

	HY57V281620HCLT-7	HY57V281620HCT-7	HY57V281620HCT	HY57V281620HCLT-S	HY57V281620HCLT-P	HY57V281620HCLT-K	HY57V281620HCLT-H	HY57V281620HCLT-8	HY57V281620HCLT-6
Description	4 Banks x 2M x 16bits Synchronous DRAM	4 Banks x 2M x 16bits Synchronous DRAM	4 Banks x 2M x 16bits Synchronous DRAM	4 Banks x 2M x 16bits Synchronous DRAM	4 Banks x 2M x 16bits Synchronous DRAM	4 Banks x 2M x 16bits Synchronous DRAM	4 Banks x 2M x 16bits Synchronous DRAM	4 Banks x 2M x 16bits Synchronous DRAM	4 Banks x 2M x 16bits Synchronous DRAM
Is it Rohs certified?	incompatible	incompatible	-	incompatible	incompatible	incompatible	incompatible	-	incompatible
Maker	SK Hynix	SK Hynix	-	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix	SK Hynix
Parts packaging code	TSOP2	TSOP2	-	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2
package instruction	TSOP2, TSOP54,.46,32	TSOP2, TSOP54,.46,32	-	TSOP2, TSOP54,.46,32	TSOP2, TSOP54,.46,32	TSOP2, TSOP54,.46,32	TSOP2, TSOP54,.46,32	TSOP2, TSOP54,.46,32	TSOP2, TSOP54,.46,32
Contacts	54	54	-	54	54	54	54	54	54
Reach Compliance Code	compli	unknow	-	compli	compli	compli	compli	unknow	compli
ECCN code	EAR99	EAR99	-	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
access mode	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	-	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST
Maximum access time	5.4 ns	5.4 ns	-	6 ns	6 ns	5.4 ns	5.4 ns	6 ns	5.4 ns
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH	-	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	143 MHz	143 MHz	-	100 MHz	100 MHz	133 MHz	133 MHz	125 MHz	166 MHz
I/O type	COMMON	COMMON	-	COMMON	COMMON	COMMON	COMMON	COMMON	COMMON
interleaved burst length	1,2,4,8	1,2,4,8	-	1,2,4,8	1,2,4,8	1,2,4,8	1,2,4,8	1,2,4,8	1,2,4,8
JESD-30 code	R-PDSO-G54	R-PDSO-G54	-	R-PDSO-G54	R-PDSO-G54	R-PDSO-G54	R-PDSO-G54	R-PDSO-G54	R-PDSO-G54
length	22.238 mm	22.238 mm	-	22.238 mm	22.238 mm	22.238 mm	22.238 mm	22.238 mm	22.238 mm
memory density	134217728 bi	134217728 bi	-	134217728 bi	134217728 bi	134217728 bi	134217728 bi	134217728 bi	134217728 bi
Memory IC Type	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	-	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM
memory width	16	16	-	16	16	16	16	16	16
Number of functions	1	1	-	1	1	1	1	1	1
Number of ports	1	1	-	1	1	1	1	1	1
Number of terminals	54	54	-	54	54	54	54	54	54
word count	8388608 words	8388608 words	-	8388608 words	8388608 words	8388608 words	8388608 words	8388608 words	8388608 words
character code	8000000	8000000	-	8000000	8000000	8000000	8000000	8000000	8000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	-	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	70 °C	70 °C	-	70 °C	70 °C	70 °C	70 °C	70 °C	70 °C
organize	8MX16	8MX16	-	8MX16	8MX16	8MX16	8MX16	8MX16	8MX16
Output characteristics	3-STATE	3-STATE	-	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSOP2	TSOP2	-	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2	TSOP2
Encapsulate equivalent code	TSOP54,.46,32	TSOP54,.46,32	-	TSOP54,.46,32	TSOP54,.46,32	TSOP54,.46,32	TSOP54,.46,32	TSOP54,.46,32	TSOP54,.46,32
Package shape	RECTANGULAR	RECTANGULAR	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	-	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED	260	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED
power supply	3.3 V	3.3 V	-	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
Certification status	Not Qualified	Not Qualified	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
refresh cycle	4096	4096	-	4096	4096	4096	4096	4096	4096
Maximum seat height	1.194 mm	1.194 mm	-	1.194 mm	1.194 mm	1.194 mm	1.194 mm	1.194 mm	1.194 mm
self refresh	YES	YES	-	YES	YES	YES	YES	YES	YES
Continuous burst length	1,2,4,8,FP	1,2,4,8,FP	-	1,2,4,8,FP	1,2,4,8,FP	1,2,4,8,FP	1,2,4,8,FP	1,2,4,8,FP	1,2,4,8,FP
Maximum standby current	0.001 A	0.001 A	-	0.001 A	0.001 A	0.001 A	0.001 A	0.001 A	0.001 A
Maximum slew rate	0.24 mA	0.24 mA	-	0.2 mA	0.2 mA	0.22 mA	0.22 mA	0.2 mA	0.24 mA
Maximum supply voltage (Vsup)	3.6 V	3.6 V	-	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V	3.6 V
Minimum supply voltage (Vsup)	3 V	3 V	-	3 V	3 V	3 V	3 V	3 V	3 V
Nominal supply voltage (Vsup)	3.3 V	3.3 V	-	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V	3.3 V
surface mount	YES	YES	-	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	-	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	-	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	GULL WING	GULL WING	-	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.8 mm	0.8 mm	-	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm	0.8 mm
Terminal location	DUAL	DUAL	-	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED	20	NOT SPECIFIED	NOT SPECIFIED	-	NOT SPECIFIED
width	10.16 mm	10.16 mm	-	10.16 mm	10.16 mm	10.16 mm	10.16 mm	10.16 mm	10.16 mm

Recommended Resources

The role of accelerating capacitors

calendar clock circuit

lkEb Wien bridge signal generator circuit

Practical pulse signal generator circuit

Thyristor controlled flash light circuit

875p computer motherboard circuit diagram_084

Toshiba TLP3547 Review: The finished product is shipped, and the product is tested comparatively. There are a lot of pictures for everyone to learn and verify. 1. The platform is consistent, and there are pictures as evidenc...; btty038 Toshiba Photorelays TLP3547 Review

AD 3D component package library: AD 3D component package library[color = # 252525][size = 14px] Network disk download address: [/size] [/color] [hide] Link: [url] https://pan.baidu.com/s/1DwWVNDB8PYNgUkDCMrhMxA [/url] Extraction code...; mcufz PCB Design

How Operational Amplifiers Work: [size=4] The operational amplifier has two input terminals and one output terminal, as shown in Figure 1-1. The input terminal marked with a "+" sign is the "non-inverting input terminal" and cannot b...; qwqwqw2088 Analogue and Mixed Signal

Most EMI problems are related to clock signals.: [size=4][color=#000000][backcolor=white] With the development of technology, the clock frequency of digital signals is getting higher and higher, and the circuit system has put forward higher and high...; Jacktang Analogue and Mixed Signal

Differential amplifier circuit: [:O]Differential amplifier circuitBasic concepts:　　　　Figure 6.7 shows a linear amplifier, which has two input terminals, connected to signals vi1 and vi2 respectively ; the signal at the output termi...; fighting Analog electronics

[Xiao Meige SoC] How to view the number of GPIO added on the FPGA side of the SoC FPGA system and use interrupts: Xiao Mei has been working hard to systematically organize the development methods of Intel SoC FPGA. (YY self-entertainment). Problem Description: I was stuck for several years because of the interrup...; 小梅哥 Altera SoC

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components