MAX4620ESD+ datasheet, PDF - EEWORLD Datasheet

MAX4620ESD+: DescriptionAnalog Switch ICs Quad SPST CMOS Analog Switch; CategoryAnalog mixed-signal IC The signal circuit; File Size313KB，16 Pages; ManufacturerMaxim; Websitehttps://www.maximintegrated.com/en.html; Environmental Compliance

Download Datasheet Parametric View All

MAX4620ESD+ Overview

Analog Switch ICs Quad SPST CMOS Analog Switch

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Maxim
Parts packaging code	SOIC
package instruction	0.150 INCH, SOIC-14
Contacts	14
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	6 weeks
Analog Integrated Circuits - Other Types	SPST
JESD-30 code	R-PDSO-G14
JESD-609 code	e3
length	8.65 mm
Humidity sensitivity level	1
normal position	NO
Number of channels	1
Number of functions	4
Number of terminals	14
On-state resistance matching specifications	3 Ω
Maximum on-state resistance (Ron)	120 Ω
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
output	SEPARATE OUTPUT
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP14,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260
power supply	3/5 V
Certification status	Not Qualified
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	12 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	3 V
surface mount	YES
Maximum disconnect time	100 ns
Maximum connection time	250 ns
switch	BREAK-BEFORE-MAKE
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	3.9 mm

Why can't I read the pin status?: I use the 4+3-bit DIP switch to let the user set two data at will, and the program reads the two data and then processes them accordingly. I group the 0~3 bits of the PC port and the 4~6 bits as a gro...; hujj GD32 MCU

Design issues of RC circuit between MOSFET drain and source: Figure 1 As shown in Figure 1, the output stage of the class-D amplifier adopts push-pull output. In order to reduce the high-frequency oscillation impact caused by the reverse recovery process of the...; shaorc Analog electronics

ATK-0.96' OLED module: ATK-0.96' OLED module complete set of information, including schematics and source code. I have tested and debugged it myself, and it can be called directly.#include "oled.h"#include "stdlib.h"#includ...; jiminhe Test/Measurement

Thanks for having you + the big prawns in the forum: As an electronic engineer, I have been dealing with computers, chips, and test instruments since I graduated, and it has been more than ten years. Looking back on the past, I have encountered confusio...; clockwise Talking

Design of real-time image test device based on LVDS technology: Design of real-time image test device based on LVDS technology...; 雷北城 FPGA/CPLD

Test丨You must first know your own isolation before you can measure the isolation level of others!: Whether it is a high-speed digital signal, a radio frequency signal or a digital-to-analog signal, engineers are very concerned about the isolation between signals and hope to obtain this indicator th...; yvonneGan PCB Design

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components