EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

XUL516212.500JS6X8

Description
LVDS Output Clock Oscillator, 0.016MHz Min, 1000MHz Max, 212.5MHz Nom
CategoryPassive components    oscillator   
File Size272KB,12 Pages
ManufacturerIDT (Integrated Device Technology)
Environmental Compliance
Download Datasheet Parametric View All

XUL516212.500JS6X8 Overview

LVDS Output Clock Oscillator, 0.016MHz Min, 1000MHz Max, 212.5MHz Nom

XUL516212.500JS6X8 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7009591564
package instructionSOLCC6,.12
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TR
maximum descent time0.315 ns
Frequency Adjustment - MechanicalNO
frequency stability25%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency1000 MHz
Minimum operating frequency0.016 MHz
Nominal operating frequency212.5 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVDS
Output load100 OHM
Package body materialCERAMIC
Encapsulate equivalent codeSOLCC6,.12
physical size5.0mm x 3.2mm x 1.1mm
power supply1.8 V
Certification statusNot Qualified
longest rise time0.315 ns
Maximum slew rate65 mA
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry60/40 %
Terminal surfaceGold (Au)
Auto-coupled BoostDC/DC converter
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:00[/i]...
lorant Mobile and portable
What is an RF filter?
What is an RF filter? RF filters are used to pass radio frequencies within the desired frequency band and block unwanted or undesirable radio frequencies in a wireless communication chain. Filters can...
btty038 RF/Wirelessly
After allegro finishes drawing the PCB, I want to change the drawing size
After drawing the PCB with Allegro, I want to change the drawing size. After changing it in the design parameter editor, the drawing does not feel smaller, but the components and frames on the drawing...
shijizai stm32/stm8
Where does the DC bias at the output of the op amp in the figure below come from?
The figure below is an inverting adder, which uses the LM741CN integrated operational amplifier. The test results in the figure show that the amplification relationship conforms to the theoretical val...
寅子敬 Analog electronics
Is this understanding of variable types correct?
Is this understanding of variable types correct?...
QWE4562009 MCU
DE1SOC transfers the available memory address in demo2_axi_app in BMP
[i=s]This post was last edited by cashong on 2020-2-24 17:40[/i]In the training material, in the bmp example in the advanced example, the function implemented is mainly that FPGA writes RGB to DDR3 on...
cashong Altera SoC

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号