M20-8770842P datasheet, PDF - EEWORLD Datasheet

M20-8770842P: DescriptionHeaders & Wire Housings 08 SIL VERTICAL SMT HEADER GOLD+TIN; CategoryThe connector The connector; File Size50KB，1 Pages; ManufacturerHarwin; Websitehttp://www.harwin.com/; Environmental Compliance

Download Datasheet Parametric View All

M20-8770842P Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	M20-8770842P	-	-	View	Buy Now

Headers & Wire Housings 08 SIL VERTICAL SMT HEADER GOLD+TIN

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Harwin
package instruction	LEAD FREE
Reach Compliance Code	compliant
Other features	ROHS COMPLIANT
body width	0.098 inch
subject depth	0.163 inch
body length	0.8 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD
Contact completed and terminated	Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	NOT SPECIFIED
contact mode	RECTANGULAR
Contact resistance	20 mΩ
Contact style	SQ PIN-SKT
DIN compliance	NO
Dielectric withstand voltage	500VAC V
Durability	300 Cycles
Filter function	NO
IEC compliance	NO
Insulation resistance	1000000000 Ω
Insulator color	BLACK
insulator material	NYLON
JESD-609 code	e3
MIL compliance	NO
Plug contact pitch	0.1 inch
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	1
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Options	GENERAL PURPOSE
PCB contact pattern	STAGGERED
PCB contact row spacing	3.302 mm
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Terminal pitch	2.54 mm
Termination type	SURFACE MOUNT
Total number of contacts	8
Base Number Matches	1

Winter vacation is almost over: Everyone, the winter vacation is about to end, and we all have to go back to work and school, but this is also the beginning of a new year....; 白家瑞 Talking

Diode limiter circuit: Diode limiter circuit We often see combination circuits of diodes. These five circuits may not have practical significance, but they can be analyzed! What are the output voltage ranges of OUT1-OUT5? (...; QWE4562009 Discrete Device

IC industry talent bottleneck: The biggest barrier to the growth of China's chip design industry in its "weak crown" period is still talent. "The backwardness of China's IC design industry is ultimately due to the backwardness of t...; cfi FPGA/CPLD

Can I put port p0 in an array?: I want to ask if it is possible to put a group of io ports, such as port p0, in an array. It would be more convenient to use for to write a flow light. If so, how should I define the array?...; cheepy 51mcu

Principles of echo cancellation and noise suppression: [size=5][color=#8b0000]In instant messaging applications, real-time voice communication between two or more parties is required. In situations with higher requirements, external speakers are usually u...; Jacktang Analogue and Mixed Signal

Several minor issues in DSP debugging process: 1. Pay attention to the address allocation and make sure there is enough space.2. In RAM, an error occurs:C28xx: Trouble Setting Breakpoint with the Action "Finish Auto Run" at 0x223db3: (Error -1066 ...; Jacktang DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components