1206J1K00560KCT datasheet, PDF

1206J1K00560KCT: DescriptionMultilayer Ceramic Capacitors MLCC - SMD/SMT 1kV56pF C0G(NP0)1206 10percent; CategoryPassive components; File Size556KB，6 Pages; ManufacturerSyfer; Environmental Compliance

Download Datasheet Parametric View All

1206J1K00560KCT Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	1206J1K00560KCT	-	-	View	Buy Now

Multilayer Ceramic Capacitors MLCC - SMD/SMT 1kV56pF C0G(NP0)1206 10percent

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	Syfer
Product Category	Multilayer Ceramic Capacitors MLCC - SMD/SMT
RoHS	Details
Capacitance	56 pF
Voltage Rating DC	1 kVDC
Dielectric	C0G (NP0)
Tolerance	10 %
Case Code - in	1206
Case Code - mm	3216
Height	1.1 mm
Minimum Operating Temperature	- 55 C
Maximum Operating Temperature	+ 125 C
Product	General Type MLCCs
Packaging	Reel
Length	3.2 mm
Package / Case	1206 (3216 metric)
Termination Style	SMD/SMT
Type	Multilayer Ceramic Capacitor
Width	1.6 mm
Factory Pack Quantity	2500
Unit Weight	0.000571 oz

Shortlist | 2020-2021 ON Semiconductor and Avnet IoT Creative Design Competition: [Competition Details] 2020-2021 ON Semiconductor and Avnet IoT Creative Design CompetitionThank you very much for your support of this competition!The finalists were selected by ON Semiconductor, Avne...; EEWORLD社区 onsemi and Avnet IoT Innovation Design Competition

FPGA_100 Days Journey_Key Debounce.pdf: FPGA_100 Days Journey_Key Debounce.pdf...; zxopenljx EE_FPGA Learning Park

EEWORLD University Hall----Inverter Principle and Application Harbin Institute of Technology: Frequency Converter Principle and Application Harbin Institute of Technology : https://training.eeworld.com.cn/course/5997?This course is a teaching video of the high-quality course "Inverter Principl...; 抛砖引玉 Power technology

CSM Code Security Module FAQ: Naming convention -- CSM: Code Security Module Code Security Module -- ECSL: Emulation Code Security Logic Emulation Code Security LogicFrequently asked questions Q: What happens when the CSM automati...; Jacktang Microcontroller MCU

FPGA implementation of DVI output image selection interception.pdf: FPGA implementation of DVI output image selection interception.pdf...; zxopenljx EE_FPGA Learning Park

ASIC Design-FPGA Prototype Verification: ASIC Design-FPGA Prototype Verification...; 雷北城 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components