EEWORLDEEWORLDEEWORLD

Part Number

Search

74LVT573D-T

Description
Latches 3.3V OCTAL D TRANS LATCH 3-S
Categorylogic    logic   
File Size912KB,17 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Environmental Compliance
Download Datasheet Parametric Compare View All

74LVT573D-T Online Shopping

Suppliers Part Number Price MOQ In stock  
74LVT573D-T - - View Buy Now

74LVT573D-T Overview

Latches 3.3V OCTAL D TRANS LATCH 3-S

74LVT573D-T Parametric

Parameter NameAttribute value
Source Url Status Check Date2013-06-14 00:00:00
Is it Rohs certified?conform to
MakerNXP
Parts packaging codeSOIC
package instructionSOP, SOP20,.25
Contacts20
Reach Compliance Codeunknown
Other featuresBROADSIDE VERSION OF 373
seriesLVT
JESD-30 codeR-PDSO-G20
JESD-609 codee4
length12.8 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeBUS DRIVER
MaximumI(ol)0.064 A
Humidity sensitivity level1
Number of digits8
Number of functions1
Number of ports2
Number of terminals20
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP20,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
method of packingTAPE AND REEL
Peak Reflow Temperature (Celsius)260
power supply3.3 V
Maximum supply current (ICC)12 mA
Prop。Delay @ Nom-Sup4.3 ns
propagation delay (tpd)5.2 ns
Certification statusNot Qualified
Maximum seat height2.65 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)2.7 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyBICMOS
Temperature levelINDUSTRIAL
Terminal surfaceNICKEL PALLADIUM GOLD
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
width7.5 mm
Base Number Matches1
74LVT573
3.3 V octal D-type transparent latch; 3-state
Rev. 8 — 22 November 2011
Product data sheet
1. General description
The 74LVT573 is a high-performance BiCMOS product designed for V
CC
operation at
3.3 V. This device is an octal transparent latch coupled to eight 3-state output buffers. The
two sections of the device are controlled independently by Latch Enable (LE) and Output
Enable (OE) control gates. The 74LVT573 has a broadside pinout configuration to
facilitate PC board layout and allow easy interface with microprocessors.
The data on the Dn inputs are transferred to the latch outputs when the Latch Enable (LE)
input is High. The latch remains transparent to the data inputs while LE is High, and stores
the data that is present one setup time before the High-to-Low enable transition.
The 3-state output buffers are designed to drive heavily loaded 3-state buses, MOS
memories, or MOS microprocessors. The active-Low Output Enable (OE) controls all
eight 3-state buffers independent of the latch operation.
When OE is Low, the latched or transparent data appears at the outputs. When OE is
High, the outputs are in the High-impedance “OFF” state, which means they will neither
drive nor load the bus.
2. Features and benefits
Inputs and outputs arranged for easy interfacing to microprocessors
3-state outputs for bus interfacing
Common output enable control
TTL input and output switching levels
Input and output interface capability to systems at 5 V supply
Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs
Live insertion and extraction permitted
No bus current loading when output is tied to 5 V bus
Power-up reset
Power-up 3-state
Latch-up protection
JESD78 class II exceeds 500 mA
ESD protection:
HBM JESD22-A114E exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
Specified from
40 C
to +85
C

74LVT573D-T Related Products

74LVT573D-T CMF20200K00JNEK80 74LVT573D
Description Latches 3.3V OCTAL D TRANS LATCH 3-S Fixed Resistor, Metal Film, 1W, 200000ohm, 500V, 5% +/-Tol, 200ppm/Cel, Latches 3.3V OCTAL D TRANS LATCH 3-S
Is it Rohs certified? conform to conform to conform to
Reach Compliance Code unknown compliant unknown
series LVT CMF INDUSTRIAL LVT
JESD-609 code e4 e3 e4
Number of terminals 20 2 20
Maximum operating temperature 85 °C 175 °C 85 °C
Minimum operating temperature -40 °C -55 °C -40 °C
Package shape RECTANGULAR TUBULAR PACKAGE RECTANGULAR
Package form SMALL OUTLINE Axial SMALL OUTLINE
technology BICMOS METAL FILM BICMOS
Terminal surface NICKEL PALLADIUM GOLD Matte Tin (Sn) NICKEL PALLADIUM GOLD
Maker NXP - NXP
Parts packaging code SOIC - SOIC
package instruction SOP, SOP20,.25 - PLASTIC, SO-20
Contacts 20 - 20
Other features BROADSIDE VERSION OF 373 - BROADSIDE VERSION OF 373
JESD-30 code R-PDSO-G20 - R-PDSO-G20
length 12.8 mm - 12.8 mm
Load capacitance (CL) 50 pF - 50 pF
Logic integrated circuit type BUS DRIVER - BUS DRIVER
MaximumI(ol) 0.064 A - 0.032 A
Humidity sensitivity level 1 - 1
Number of digits 8 - 8
Number of functions 1 - 1
Number of ports 2 - 2
Output characteristics 3-STATE - 3-STATE
Output polarity TRUE - TRUE
Package body material PLASTIC/EPOXY - PLASTIC/EPOXY
encapsulated code SOP - SOP
Encapsulate equivalent code SOP20,.25 - SOP20,.4
method of packing TAPE AND REEL Bulk -
Peak Reflow Temperature (Celsius) 260 - 260
power supply 3.3 V - 3.3 V
Maximum supply current (ICC) 12 mA - 12 mA
Prop。Delay @ Nom-Sup 4.3 ns - 4.3 ns
propagation delay (tpd) 5.2 ns - 5.2 ns
Certification status Not Qualified - Not Qualified
Maximum seat height 2.65 mm - 2.65 mm
Maximum supply voltage (Vsup) 3.6 V - 3.6 V
Minimum supply voltage (Vsup) 2.7 V - 2.7 V
Nominal supply voltage (Vsup) 3.3 V - 3.3 V
surface mount YES - YES
Temperature level INDUSTRIAL - INDUSTRIAL
Terminal form GULL WING - GULL WING
Terminal pitch 1.27 mm - 1.27 mm
Terminal location DUAL - DUAL
Maximum time at peak reflow temperature 30 - 30
width 7.5 mm - 7.5 mm
Base Number Matches 1 - 1
Analog Circuit Troubleshooting
[i=s]This post was last edited by qwqwqw2088 on 2021-11-1 08:18[/i]Analog circuit fault diagnosis is a very complex task. This book explains the common methods of analog circuit fault diagnosis, which...
qwqwqw2088 Power technology
Circuit principle help
[i=s] This post was last edited by bioger on 2018-12-26 17:05 [/i] Dear experts: As shown in the attachment, can anyone help me see what the principle is like. Is OUT=in? But does the out output mean ...
bioger Discrete Device
TMS320F28377_SVPWM complete program
1. Main function /* * main.c * author: wx * data: 2020/1/6 * function: generate the SVPWM wave form, and use graph to see it. * version: 1.0 */#include "F28x_Project.h" #include "math.h" #include "C28...
fish001 Microcontroller MCU
A case study on the fault repair of a single-chip microcomputer-controlled electric fan mainboard
The main reason is that the power supply line, power supply circuit, single-chip microcomputer, etc. have abnormal operation. Inspection and steps 1. First check whether the voltage of the power suppl...
029shouji.com Talking
Sinlinx A64 development board Linux kernel waiting queue poll --- blocking and non-blocking
, 255, 255)][size=4][b][size=4] Development Platform Sinlinx A64[/size][/b][/size][/backcolor] [backcolor=rgb(255, 255, 255)][size=4][b][size=4] Memory: 1GB Storage: 4GB [/size][/b][/size][/backcolor]...
babyking Embedded System
iTOP-iMX6 development board-device tree driver-compile driver as module
The kernel driver can not only compile the driver into the kernel, but also dynamically compile the kernel driver. This document describes how tocompile the kernel driver in a module way.To compile th...
马佳徐徐 ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号