TSM9434D
20V Dual P-Channel MOSFET
PRODUCT SUMMARY
V
DS
(V)
R
DS(on)
(mΩ)
-20
40 @ V
GS
= -4.5V
60 @ V
GS
= -2.5V
SOP-8
Pin Definition:
1. Source 1
8. Drain
2. Gate 1
7. Drain
3. Source 2
6. Drain
4. Gate 2
5. Drain
1
1
2
2
I
D
(A)
-6.4
-5.1
Features
●
●
Advance Trench Process Technology
High Density Cell Design for Ultra Low On-resistance
Block Diagram
Application
●
●
Load Switch
PA Switch
Ordering Information
Part No.
TSM9434DCS RL
Package
SOP-8
Packing
T&R
Dual P-Channel MOSFET
Absolute Maximum Rating
(Ta = 25
o
C unless otherwise noted)
Parameter
Drain-Source Voltage
Gate-Source Voltage
Continuous Drain Current
Pulsed Drain Current
Continuous Source Current (Diode Conduction)
Maximum Power Dissipation
Operating Junction Temperature
Operating Junction and Storage Temperature Range
a,b
o
o
Symbol
V
DS
V
GS
I
D
I
DM
I
S
P
D
T
J
T
J
, T
STG
Limit
-20
±8
-6.4
±10
-2.5
2.5
1.6
+150
- 55 to +150
Unit
V
V
A
A
A
W
o
o
Ta = 25 C
Ta = 70 C
C
C
Thermal Performance
Parameter
Junction to Case Thermal Resistance
Junction to Ambient Thermal Resistance (PCB mounted)
Notes:
a. Surface Mounted on 1” x 1” FR4 Board.
b. Pulse width limited by maximum junction temperature
Symbol
RӨ
JC
RӨ
JA
Limit
30
50
Unit
o
o
C/W
C/W
1/6
Version: A07
TSM9434D
20V Dual P-Channel MOSFET
Electrical Specifications
Parameter
Static
Drain-Source Breakdown Voltage
Gate Threshold Voltage
Zero Gate Voltage Drain Current
Gate Body Leakage
On-State Drain Current
Drain-Source On-State Resistance
Forward Transconductance
Diode Forward Voltage
Dynamic
b
Conditions
V
GS
= 0V, I
D
= - 250uA
V
DS
= V
GS
, I
D
= - 250uA
V
DS
= -16V, V
GS
= 0V
V
GS
= ±8V, V
DS
= 0V
V
DS
≤-5V,
V
GS
= -4.5V
V
GS
= -4.5V, I
D
= -6.4A
V
GS
= -2.5V, I
D
= -5.1A
V
DS
= -9V, I
D
= -6.4A
I
S
= -2.5A, V
GS
= 0V
Symbol
BV
DSS
V
GS(TH)
I
DSS
I
GSS
I
D(ON)
R
DS(ON)
g
fs
V
SD
Q
g
Q
gs
Q
gd
C
iss
C
oss
C
rss
t
d(on)
t
r
t
d(off)
Min
-20
-0.4
--
--
-10
--
--
--
--
--
--
--
--
--
--
--
--
--
--
Typ
--
--
--
--
--
31
45
14
- 0.9
12.5
1.7
3.3
1020
191
140
25
43
71
48
Max
--
-1.0
-1.0
±100
--
40
60
--
-1.2
19
--
--
--
--
--
40
65
110
75
Unit
V
V
uA
nA
A
mΩ
S
V
Total Gate Charge
Gate-Source Charge
Gate-Drain Charge
Input Capacitance
Output Capacitance
Reverse Transfer Capacitance
Switching
C
V
DS
= -10V, I
D
= -6.4A,
V
GS
= -4.5V
V
DS
= -10V, V
GS
= 0V,
f = 1.0MHz
nC
pF
Turn-On Delay Time
Turn-On Rise Time
Turn-Off Delay Time
V
DD
= -10V, R
L
= 10Ω,
I
D
= -1A, V
GEN
= -4.5V,
nS
R
G
= 6Ω
Turn-Off Fall Time
t
f
Notes:
a. pulse test: PW
≤300µS,
duty cycle
≤2%
b. For DESIGN AID ONLY, not subject to production testing.
b. Switching time is essentially independent of operating temperature.
2/6
Version: A07
TSM9434D
20V Dual P-Channel MOSFET
Electrical Characteristics Curve
(Ta = 25
o
C, unless otherwise noted)
Output Characteristics
Transfer Characteristics
On-Resistance vs. Drain Current
Gate Charge
On-Resistance vs. Junction Temperature
Source-Drain Diode Forward Voltage
3/6
Version: A07
TSM9434D
20V Dual P-Channel MOSFET
Electrical Characteristics Curve
(Ta = 25
o
C, unless otherwise noted)
On-Resistance vs. Gate-Source Voltage
Threshold Voltage
Single Pulse Power
Normalized Thermal Transient Impedance, Junction-to-Ambient
4/6
Version: A07
TSM9434D
20V Dual P-Channel MOSFET
SOP-8 Mechanical Drawing
DIM
A
B
C
D
F
G
K
M
P
R
SOP-8 DIMENSION
MILLIMETERS
INCHES
MIN
MAX
MIN
MAX.
4.80
5.00
0.189
0.196
3.80
4.00
0.150
0.157
1.35
1.75
0.054
0.068
0.35
0.49
0.014
0.019
0.40
1.25
0.016
0.049
1.27BSC
0.05BSC
0.10
0.25
0.004
0.009
0º
7º
0º
7º
5.80
6.20
0.229
0.244
0.25
0.50
0.010
0.019
Marking Diagram
Y
= Year Code
M
= Month Code
(A=Jan,
B=Feb, C=Mar, D=Apl, E=May, F=Jun, G=Jul, H=Aug,
I=Sep, J=Oct, K=Nov, L=Dec)
L
= Lot Code
5/6
Version: A07
京公网安备 11010802033920号
EEWORLD
