EEWORLDEEWORLDEEWORLD

Part Number

Search

70T3399S166BFI

Description
Dual-Port SRAM, 128KX18, 12ns, PBGA208, 15 X 15 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, FINE PITCH, BGA-208
Categorystorage   
File Size328KB,28 Pages
ManufacturerIDT (Integrated Device Technology)
Download Datasheet Parametric View All

70T3399S166BFI Overview

Dual-Port SRAM, 128KX18, 12ns, PBGA208, 15 X 15 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, FINE PITCH, BGA-208

70T3399S166BFI Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerIDT (Integrated Device Technology)
Parts packaging codeBGA
package instructionTFBGA,
Contacts208
Reach Compliance Codecompliant
ECCN code3A991.B.2.A
Maximum access time12 ns
Other featuresFLOW-THROUGH OR PIPELINED ARCHITECTURE
JESD-30 codeS-PBGA-B208
JESD-609 codee0
length15 mm
memory density2359296 bit
Memory IC TypeDUAL-PORT SRAM
memory width18
Humidity sensitivity level3
Number of functions1
Number of terminals208
word count131072 words
character code128000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize128KX18
Package body materialPLASTIC/EPOXY
encapsulated codeTFBGA
Package shapeSQUARE
Package formGRID ARRAY, THIN PROFILE, FINE PITCH
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)225
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)2.6 V
Minimum supply voltage (Vsup)2.4 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature20
width15 mm
Base Number Matches1
Features:
HIGH-SPEED 2.5V
512/256/128K X 18
IDT70T3339/19/99S
SYNCHRONOUS
DUAL-PORT STATIC RAM
WITH 3.3V OR 2.5V INTERFACE
True Dual-Port memory cells which allow simultaneous
access of the same memory location
High-speed data access
– Commercial: 3.4 (200MHz)/3.6ns (166MHz)/
4.2ns (133MHz)(max.)
– Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)
Selectable Pipelined or Flow-Through output mode
Counter enable and repeat features
Dual chip enables allow for depth expansion without
additional logic
Interrupt and Collision Detection Flags
Full synchronous operation on both ports
– 5ns cycle time, 200MHz operation (14Gbps bandwidth)
– Fast 3.4ns clock to data out
– 1.5ns setup to clock and 0.5ns hold on all control, data, and
address inputs @ 200MHz
– Data input, address, byte enable and control registers
– Self-timed write allows fast cycle time
Separate byte controls for multiplexed bus and bus
matching compatibility
Dual Cycle Deselect (DCD) for Pipelined Output Mode
2.5V (±100mV) power supply for core
LVTTL compatible, selectable 3.3V (±150mV) or 2.5V
(±100mV) power supply for I/Os and control signals on
each port
Industrial temperature range (-40°C to +85°C) is
available at 166MHz and 133MHz
Available in a 256-pin Ball Grid Array (BGA), a 144-pin Thin
Quad Flatpack (TQFP) and 208-pin fine pitch Ball Grid Array
(fpBGA)
Supports JTAG features compliant with IEEE 1149.1
Due to limited pin count JTAG, Collision Detection and
Interrupt are not supported on the 144-pin TQFP package
Functional Block Diagram
UB
L
LB
L
UB
R
LB
R
FT/PIPE
L
1/0
0a 1a
a
0b 1b
b
1b 0b
b
1a 0a
a
1/0
FT
/PIPE
R
R/W
L
CE
0L
CE
1L
1
0
1/0
B B
WW
0 1
L L
B B
WW
1 0
R R
1
0
1/0
R/
W
R
CE
0R
CE
1R
OE
L
Dout0-8_L
Dout9-17_L
Dout0-8_R
Dout9-17_R
OE
R
1b 0b 1a 0a
FT/PIPE
L
0/1
0a 1a 0b
1b
,
0/1
FT
/PIPE
R
ab
512/256/128K x 18
MEMORY
ARRAY
ba
I/O
0L
- I/O
17L
Din_L
Din_R
I/O
0R
- I/O
17R
CLK
L
A
18L(1)
A
0L
REPEAT
L
ADS
L
CNTEN
L
A
18R(1)
CLK
R
,
Counter/
Address
Reg.
ADDR_L
ADDR_R
Counter/
Address
Reg.
A
0R
REPEAT
R
ADS
R
CNTEN
R
TDI
TCK
TMS
TRST
CE
0 L
CE1L
R/
W
L
INTERRUPT
COLLISION
DETECTION
LOGIC
CE
0 R
CE1 R
R/
W
R
JTAG
TDO
COL
L
INT
L
COL
R
INT
R
ZZ
L
(2)
ZZ
CONTROL
LOGIC
ZZ
R
(2)
5652 drw 01
NOTES:
1. Address A
18
is a NC for the IDT70T3319. Also, Addresses A
18
and A
17
are NC's for the IDT70T3399.
2. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and
OPTx and the sleep mode pins themselves (ZZx) are not affected during sleep mode.
APRIL 2004
DSC-5652/4
1
©2004 Integrated Device Technology, Inc.
EEWORLD University ---- Digi-Key: Accelerated Application of Graph Algorithms in Deep Learning
Digi-Key: Accelerating the Application of Graph Algorithms in Deep Learning : https://training.eeworld.com.cn/course/5628...
hi5 Talking
Echo Cancellation - How to solve the serious problem of sound swallowing during dual talk in WebRTC AEC algorithm
I am not very talented, but after seeing the source code of WebRTC AEC MATLAB on the Internet, I transplanted it on the DSP and successfully tested it, and it has a relatively good echo transplantatio...
linxiaomo DSP and ARM Processors
[TI millimeter wave radar evaluation]_2_1243Problems encountered in BOOST debugging
In my application, I need to process the ADC data of the radar, so I use 1243BOOST and the DAC1000 data acquisition card recommended by TI together. The following figure shows the actual situation. Le...
wangran_95 TI Technology Forum
A constant and adjustable output power electronic cigarette power supply solution based on TPS61022
This article presents a power supply solution for electronic cigarettes, which mainly includes a lithium battery, a boost circuit ( TPS61022 ) and a mouthpiece resistor (2 Ω). This solution supports a...
qwqwqw2088 Analogue and Mixed Signal
Sales of new energy vehicles have skyrocketed, how should we deal with used batteries?
I saw a piece of news today: From January to September 2022, my country's production and sales of new energy vehicles were 4.717 million/4.567 million, up 120.0%/110.0% year-on-year. At the same time,...
okhxyyo Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号