EEWORLDEEWORLDEEWORLD

Part Number

Search

531VA73M0000BGR

Description
CMOS Output Clock Oscillator, 73MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size268KB,15 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531VA73M0000BGR Overview

CMOS Output Clock Oscillator, 73MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531VA73M0000BGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency73 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size7.0mm x 5.0mm x 1.85mm
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si530/531
IGBT DC voltage and current stabilizing power supply equipment solution requirements, seeking cooperation
I am new to this place and I am looking for partners or individuals. Requirements: IGBT high-frequency voltage and current stabilizing power supply, DC output capacity meets 0-36V 1000A constant curre...
Oo饿不死oO Creative Market
These tools can help you quickly understand ADI data converter products!
ADI's data converter categories and functions are dazzling, and the products are constantly iterating and updating. It is very important to quickly understand and choose the device that best suits you...
电路艺术 Analog electronics
ADI officially acquired Maxim's old memories
The news that ADI officially acquired Maxim surprised me. When I started to get in touch with microcontrollers in 2002, the first thing I came into contact with was MAX232/MAX202. At that time, I felt...
bigbat Domestic Chip Exchange
[Experimental Guide] How to view the number of GPIO added on the FPGA side of the SoC FPGA system
This article was written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original author must be indi...
小梅哥 Altera SoC
Looking for a book Yuan Diwen "High Frequency Communication Circuit Design"
Looking for a book Yuan Diwen "High Frequency Communication Circuit Design" Looking for a book Yuan Diwen "High Frequency Communication Circuit Design" Looking for a book Yuan Diwen "High Frequency Co...
z3099998888 Circuit Observation Room
Watch the video, participate in the NXP quiz, and win wonderful gifts!
[align=center][url=https://cn.element14.com/nxp-quiz-promo][/url][/align] [align=center][color=rgb(51, 51, 51)][font=微软雅黑][size=4]From now until February 28, 2019[/size][/font][/color][/align] [align=...
eric_wang NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号