3D7523-1 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Wireless rf/communication> Telecom circuit> 3D7523-1

3D7523-1: DescriptionMONOLITHIC MANCHESTER ENCODER/DECODER; CategoryWireless rf/communication Telecom circuit; File Size153KB，5 Pages; ManufacturerData Delay Devices; Environmental Compliance

Download Datasheet Parametric View All

3D7523-1 Overview

MONOLITHIC MANCHESTER ENCODER/DECODER

3D7523-1 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Data Delay Devices
Parts packaging code	DIP
package instruction	DIP,
Contacts	14
Reach Compliance Code	compli
JESD-30 code	R-PDIP-T14
length	19.305 mm
Number of functions	1
Number of terminals	14
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	4.57 mm
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Telecom integrated circuit types	MANCHESTER ENCODER/DECODER
Temperature level	INDUSTRIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm

Preview

Download Datasheet

View All

3D7523

MONOLITHIC MANCHESTER

ENCODER/DECODER

(SERIES 3D7523)

FEATURES

•

All-silicon, low-power CMOS technology

Encoder and decoder function independently

Encoder has buffered clock output

TTL/CMOS compatible inputs and outputs

Vapor phase, IR and wave solderable

Auto-insertable (DIP pkg.)

Low ground bounce noise

Maximum data rate:

50 MBaud

Data rate range:

±15%

Lock-in time:

1 bit

For mechanical dimensions, click

here

For package marking details, click

here

CIN

CEN

COUT

DIN

RESB

GND

data

delay

devices,

inc.

PACKAGES

VDD

CBUF

LOOP

TXENB

DOUTB

TXB



3D7523-xxx

DIP (.300)

3D7523G-xxx Gull Wing (.300)

3D7523D-xxx SOIC (.150)

FUNCTIONAL DESCRIPTION

The 3D7523 is a monolithic CMOS Manchester Encoder/Decoder combo

chip. The device uses bi-phase-level encoding to embed a clock signal

into a data stream for transmission across a communications link. In this

encoding mode, a logic one is represented by a high-to-low transition in

the center of the bit cell, while a logic zero is represented by a low-to-high

transition.

The Manchester encoder combines the clock (CIN) and data (DIN) into a

single bi-phase-level signal (TX). An inverted version of this signal (TXB) is

also available. The data baud rate (in MBaud) is equal to the input clock

frequency (in MHz). A replica of the clock input is also available (CBUF).

The encoder may be reset by setting the RESB input low; otherwise, it

should be left high. The TX and TXB signals may be disabled (high-Z) by

setting TXENB high. Similarly, CBUF may be disabled by setting CEN low.

Under most operating conditions, TX and TXB are always enabled, and

CBUF is not used. With this in mind, the 3D7523 provides internal pull-

down resistors on CEN and TXENB, so that most users can leave these

inputs uncommitted.

PIN DESCRIPTIONS

Encoder:

CIN

Clock Input

DIN

Data Input

RESB Reset

CEN

Clock buffer enable

TXENB Transmit enable

CBUF Buffered clock

TX,TXB Transmitted signal

Decoder:

Received Signal

COUT Recovered Clock

DOUTB Recovered Data

Common:

LOOP Loop enable

VDD

+5 Volts

GND

Ground

The Manchester decoder accepts the embedded-clock signal at the RX input. The recovered clock and

data signals are presented on COUT and DOUTB, respectively, with the data signal inverted. The

operating baud rate (in MBaud) is specified by the dash number of the device. The input baud rate may

vary by as much as

±15%

from the nominal device baud rate without compromising the integrity of the

information received.

Because the decoder is not PLL-based, it does not require a long preamble in order to lock onto the

received signal. Rather, the device requires at most one bit cell before the data presented at the output is

valid. This is extremely useful in cases where the information arrives in bursts and the input is otherwise

turned off.

Normally, the encoder and decoder function independently. However, if the LOOP input is set high, the

encoded TX signal is fed back internally into the decoder and the RX input is ignored. This feature is

useful for diagnostics. The LOOP input has an internal pull-down resistor and may be left uncommitted if

this feature is not needed.

2006

Data Delay Devices

Doc #06003

5/8/2006

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

Recommended Resources

Liaohe brand BCD-181 refrigerator circuit

5V regulated power supply circuit with expanded current overvoltage protection

Macro gas water heater circuit diagram

Typical integrating circuit diagram for detecting angular displacement

5V, 10V, 10AVMOS switching power supply

NE542 sound recording and playback compensation amplifier using operational amplifier

Energy Harvesting with MSP430 FRAM Microcontrollers: [align=left][color=rgb(85, 85, 85)][size=4]For many people, their first exposure to energy harvesting was probably in the early days of solar-powered pocket calculators. While these types of calculato...; Aguilera Microcontroller MCU

Live FAQ｜Maxim IO-Link Solution: Live Topic: Maxim IO-Link SolutionContents: IO-Link is the first open, fieldbus-independent, low-cost, point-to-point serial communication bus protocol for communicating with sensors and actuators. It...; EEWORLD社区 RF/Wirelessly

How to solve the problem that a pin of the HuaDa MCU always outputs a high-level pulse after power-on reset/hardware reset?: Checking the manual of HuaDa MCU, the GPIO pins should be in the mode of "input, output registers are uncertain" after power-on or hardware reset.The following two registers in the manual clearly stat...; 白虎姐 Domestic Chip Exchange

【Qinheng RISC-V core CH582】WeChat applet controls lighting: 【Foreword】 [Qinheng RISC-V core CH582] BLE lighting https://en.eeworld.com/bbs/thread-1195457-1-1.htmlI used E4A to make a small program for lighting a light, but that small program was a one-way cont...; lugl4313820 Domestic Chip Exchange

RF Antenna Specifications Diagram: GSM/WCDMA/TDSCDMA/LTE/5G NR frame structure,LTE：36_211_TDD_DL_FrameStructure.png5G: NR_Numerology_FrameStructure_u_0__NormalCP_38_211_01.png The meaning and physical relationship of access channels, b...; btty038 RF/Wirelessly

SWD cannot be downloaded, what is the reason? ?: JLink info: ------------ DLL: V6.30h, compiled Mar 16 2018 18:02:51 Firmware: J-Link V9 compiled Mar 2 2018 17:07:57 Hardware: V9.40 S/N: 59425868 Feature(s): RDI, GDB, FlashDL, FlashBP, JFlash, RDDI ...; wdliming stm32/stm8

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components