IDT70T631S8BF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> IDT70T631S8BF

IDT70T631S8BF: DescriptionDual-Port SRAM, 256KX18, 8ns, CMOS, PBGA208, 15 X 15 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, FBGA-208; Categorystorage storage; File Size336KB，27 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT70T631S8BF Overview

Dual-Port SRAM, 256KX18, 8ns, CMOS, PBGA208, 15 X 15 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, FBGA-208

IDT70T631S8BF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	BGA
package instruction	15 X 15 MM, 1.40 MM HEIGHT, 0.80 MM PITCH, FBGA-208
Contacts	208
Reach Compliance Code	not_compliant
ECCN code	3A991.B.2.A
Maximum access time	8 ns
I/O type	COMMON
JESD-30 code	S-PBGA-B208
JESD-609 code	e0
length	15 mm
memory density	4718592 bit
Memory IC Type	DUAL-PORT SRAM
memory width	18
Humidity sensitivity level	3
Number of functions	1
Number of ports	2
Number of terminals	208
word count	262144 words
character code	256000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	256KX18
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	LFBGA
Encapsulate equivalent code	BGA208,17X17,32
Package shape	SQUARE
Package form	GRID ARRAY, LOW PROFILE, FINE PITCH
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	225
power supply	2.5,2.5/3.3 V
Certification status	Not Qualified
Maximum seat height	1.5 mm
Maximum standby current	0.01 A
Minimum standby current	2.4 V
Maximum slew rate	0.475 mA
Maximum supply voltage (Vsup)	2.6 V
Minimum supply voltage (Vsup)	2.4 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn63Pb37)
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	20
width	15 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Features

◆

HIGH-SPEED 2.5V

512/256K x 18

ASYNCHRONOUS DUAL-PORT

STATIC RAM

WITH 3.3V 0R 2.5V INTERFACE

◆

PRELIMINARY

IDT70T633/1S

◆

True Dual-Port memory cells which allow simultaneous

access of the same memory location

High-speed access

– Commercial: 8/10/12/15ns (max.)

– Industrial: 10/12ns (max.)

RapidWrite Mode simplifies high-speed consecutive write

cycles

Dual chip enables allow for depth expansion without

external logic

IDT70T633/1 easily expands data bus width to 36 bits or

more using the Master/Slave select when cascading more

than one device

M/S = V

for

BUSY

output flag on Master,

M/S = V

for

BUSY

input on Slave

Busy and Interrupt Flags

◆

Full hardware support of semaphore signaling between

ports on-chip

On-chip port arbitration logic

Fully asynchronous operation from either port

Separate byte controls for multiplexed bus and bus

matching compatibility

Sleep Mode Inputs on both ports

Supports JTAG features compliant to IEEE 1149.1 in

BGA-208 and BGA-256 packages

Single 2.5V (±100mV) power supply for core

LVTTL-compatible, selectable 3.3V (±150mV)/2.5V (±100mV)

power supply for I/Os and control signals on each port

Available in a 256-ball Ball Grid Array, 144-pin Thin Quad

Flatpack and 208-ball fine pitch Ball Grid Array

Industrial temperature range (–40°C to +85°C) is available

for selected speeds

Functional Block Diagram

Dout0-8_L

Dout9-17_L

Dout0-8_R

Dout9-17_R

512/256K x 18

MEMORY

ARRAY

I/O

- I/O

17L

Din_L

Din_R

I/O

- I/O

17R

18L

(1)

Address

Decoder

ADDR_L

ADDR_R

Address

Decoder

18R

(1)

TDI

ARBITRATION

INTERRUPT

SEMAPHORE

LOGIC

TDO

JTAG

TCK

TMS

TRST

R/W

BUSY

L(2,3)

SEM

INT

L(3)

(4)

BUSY

R(2,3)

M/S

SEM

INT

R(3)

NOTES:

LOGIC

1. Address A

x is a NC for IDT70T631.

BUSY

is an input as a Slave (M/S=V

) and an output when it is a Master (M/S=V

BUSY

and

INT

are non-tri-state totem-pole outputs (push-pull).

4. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. OPTx,

INTx,

M/S and the

sleep mode pins themselves (ZZx) are not affected during sleep mode.

CONTROL

(4)

5670 drw 01

NOVEMBER 2003

DSC-5670/3

Recommended Resources

Automatic electronic road sign circuit

Magnetic remote control switch circuit diagram a

A cascade amplifier consisting of a grounded source and common base amplifier

Incandescent lamp life extension circuit 6

Control circuit with forward and reverse rotation, reverse braking and hierarchical speed regulation functions

Unattended battery automatic power supply device circuit

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components