CCL-SM4-FREQ3-F-1-4-F-R datasheet, PDF

CCL-SM4-FREQ3-F-1-4-F-R: DescriptionParallel - Fundamental Quartz Crystal, 6MHz Min, 7.299MHz Max, ROHS COMPLIANT,SMD, 4 PIN; CategoryPassive components Crystal/resonator; File Size174KB，1 Pages; ManufacturerCal Crystal Lab Inc / Comclok Inc; Websitehttps://www.transko.com; Environmental Compliance

Download Datasheet Parametric View All

CCL-SM4-FREQ3-F-1-4-F-R Overview

Parallel - Fundamental Quartz Crystal, 6MHz Min, 7.299MHz Max, ROHS COMPLIANT,SMD, 4 PIN

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Cal Crystal Lab Inc / Comclok Inc
package instruction	ROHS COMPLIANT,SMD, 4 PIN
Reach Compliance Code	compliant
Ageing	5 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	50 µW
frequency stability	0.0025%
frequency tolerance	25 ppm
load capacitance	20 pF
Installation features	SURFACE MOUNT
Maximum operating frequency	7.299 MHz
Minimum operating frequency	6 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
physical size	L13.1XB4.4XH5.0 (mm)/L0.516XB0.173XH0.197 (inch)
Series resistance	100 Ω
surface mount	YES
Base Number Matches	1

EEWORLD University ---- RISC-V Processor Design Series: RISC-V Processor Design Series : https://training.eeworld.com.cn/course/5612This video is a series of courses, mainly using the open source Hummingbird E203 processor as an example to explain RISC-V p...; 小白two FPGA/CPLD

[NUCLEO-L552ZE Review] +RT-Thread Porting: I attended the annual RT-Thread Developer Conference in Shenzhen last weekend, and this week I plan to port an operating system to the NUCLEO-L552ZE development board. Conclusion first: System transpl...; Rimas stm32/stm8

Single source shortest path - Dijkstara algorithm: The basic idea of the algorithm is: find the vertex closest to the source point each time, then expand with this vertex as the center, and finally get the shortest path from the source point to all ot...; 灞波儿奔 Microcontroller MCU

Synopsys' latest IP resource recommendations - artificial intelligence, automotive, and high-performance computing: The IP resources shared by Synopsys in this issue include the latest technical solutions and cutting-edge technology interpretations in three major industries.AI AI+ML, let chip verification end this ...; arui1999 Integrated technical exchanges

AD PCB ad cannot be selected after copper coating, it is not a problem of which layer: I can't select the copper part after the ad is covered. I created it on the top layer and immediately selected it. I tried it on other layers, but they can't be selected after they are created. I can ...; 示范法 PCB Design

About fatalerror in Modelsim simulation: ISE feels pretty good. Modelsim just prompts this. Is there any brother who can teach me?...; li617296559 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components