EEWORLDEEWORLDEEWORLD

Part Number

Search

5SGXEA3K2F35I2LN

Description
FPGA - Field Programmable Gate Array FPGA - Stratix V GX 957 LABS 432 IOs
Categorysemiconductor    Programmable logic devices   
File Size812KB,23 Pages
ManufacturerAltera (Intel)
Download Datasheet Parametric View All

5SGXEA3K2F35I2LN Online Shopping

Suppliers Part Number Price MOQ In stock  
5SGXEA3K2F35I2LN - - View Buy Now

5SGXEA3K2F35I2LN Overview

FPGA - Field Programmable Gate Array FPGA - Stratix V GX 957 LABS 432 IOs

5SGXEA3K2F35I2LN Parametric

Parameter NameAttribute value
Product AttributeAttribute Value
ManufacturerAltera (Intel)
Product CategoryFPGA - Field Programmable Gate Array
Shipping RestrictionsThis product may require additional documentation to export from the United States.
RoHSDetails
ProductStratix V GX
Number of Logic Elements340000
Number of Logic Array Blocks - LABs128300
Number of I/Os432 I/O
Operating Supply Voltage850 mV
Minimum Operating Temperature- 40 C
Maximum Operating Temperature+ 85 C
Mounting StyleSMD/SMT
Package / CaseFBGA-1152
PackagingTray
Data Rate14.1 Gb/s
Embedded Block RAM - EBR3.92 Mbit
Moisture SensitiveYes
Number of Transceivers36 Transceiver
NumOfPackaging1
Factory Pack Quantity24
Total Memory22.92 Mbit
2015.10.01
Stratix V Device Overview
Subscribe
Send Feedback
SV51001
Altera’s 28-nm Stratix
®
V FPGAs include innovations such as an enhanced core architecture, integrated
transceivers up to 28.05 gigabits per second (Gbps), and a unique array of integrated hard intellectual
property (IP) blocks.
With these innovations, Stratix V FPGAs deliver a new class of application-targeted devices optimized for:
• Bandwidth-centric applications and protocols, including PCI Express
®
(PCIe
®
) Gen3
• Data-intensive applications for 40G/100G and beyond
• High-performance, high-precision digital signal processing (DSP) applications
Stratix V devices are available in four variants (GT, GX, GS, and E), each targeted for a different set of
applications. For higher volume production, you can prototype with Stratix V FPGAs and use the low-
risk, low-cost path to HardCopy
®
V ASICs.
Related Information
Stratix V Device Handbook: Known Issues
Lists the planned updates to the
Stratix V Device Handbook
chapters.
Stratix V Family Variants
The Stratix V device family contains the GT, GX, GS, and E variants.
Stratix V GT
devices, with both 28.05-Gbps and 12.5-Gbps transceivers, are optimized for applications
that require ultra-high bandwidth and performance in areas such as 40G/100G/400G optical communica‐
tions systems and optical test systems. 28.05-Gbps and 12.5-Gbps transceivers are also known as GT and
GX channels, respectively.
Stratix V GX
devices offer up to 66 integrated transceivers with 14.1-Gbps data rate capability. These
transceivers also support backplane and optical interface applications. These devices are optimized for
high-performance, high-bandwidth applications such as 40G/100G optical transport, packet processing,
and traffic management found in wireline, military communications, and network test equipment
markets.
Stratix V GS
devices have an abundance of variable precision DSP blocks, supporting up to 3,926 18x18
or 1,963 27x27 multipliers. In addition, Stratix V GS devices offer integrated transceivers with 14.1-Gbps
data rate capability. These transceivers also support backplane and optical interface applications. These
devices are optimized for transceiver-based DSP-centric applications found in wireline, military,
broadcast, and high-performance computing markets.
2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are
trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as
trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html.
Altera warrants performance
of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any
products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,
product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device
specifications before relying on any published information and before placing orders for products or services.
©
ISO
9001:2008
Registered
www.altera.com
101 Innovation Drive, San Jose, CA 95134
[TI recommended course] #TI's new generation C2000? microcontroller: full support for servo and motor drive applications#
//training.eeworld.com.cn/TI/show/course/5785...
果冻丹丹 TI Technology Forum
Does anyone have a PDF of Analog Filter and Circuit Design Handbook (US)?
Does anyone have a PDF of Analog Filter and Circuit Design Handbook (US)?...
nono000 RF/Wirelessly
[Xianji HPM6750 Review IX] Detailed Optimization Methods for Performance Improvement
In the previous coremark benchmark post, the performance of running in flash and RAM is roughly the same. The main reason is that the code space is less than 32K, which is just within the cache space ...
RCSN Domestic Chip Exchange
Undergraduate students from the University of Science and Technology of China designed a processor chip in 9 months! Decoding the story behind it
【Source: Chip Things】 In the past two days, the University of Chinese Academy of Sciences (abbreviated as "UCAS") received a special graduation gift. Five undergraduate students from the class of 2016...
eric_wang Domestic Chip Exchange
The Raspberry Pi discount quota is full. Check out other e-selected products to participate in the event
Recently, the products in e-Mall's "e-Select" magazine have been jointly organized by the forum. If you buy the products mentioned in the magazine, you can get a reward of 50 or 100 yuan. The quantity...
nmg Embedded System
Go your own way and let the SI engineer decide
SI engineer: "You may need to change all the routing for this part."I didn't expect to get this answer from the SI engineer: "No, I'm serious."A few short sentences can actually mean a lot. They not o...
yvonneGan PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号