PRELIMINARY
MB95F613H/F613K/F614H
MB95F614K/F616H/F616K
New 8FX MB95610H Series
8-bit Microcontrollers
The MB95610H Series is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the
microcontrollers of these series contain a variety of peripheral resources.
Features
F
2
MC-8FX CPU core
Instruction set optimized for controllers
■
■
■
■
■
Capable of clock asynchronous (UART) serial data transfer and
clock synchronous (SIO) serial data transfer
Multiplication and division instructions
16-bit arithmetic operations
Bit test branch instructions
Bit manipulation instructions, etc.
Selectable main clock source
❐
Main oscillation clock (up to 16.25 MHz, maximum machine
clock frequency: 8.125 MHz)
❐
External clock (up to 32.5 MHz, maximum machine clock
frequency: 16.25 MHz)
❐
Main CR clock (4 MHz
2%)
❐
Main PLL clock / Main CR PLL clock (Main oscillation clock
= 4 MHz, Main CR clock = 4 MHz)
• Both main oscillation clock and main CR clock can be mul-
tiplied by a PLL multiplication rate.
• The frequency of the main PLL clock / main CR PLL clock
becomes 8 MHz when the PLL multiplication rate is 2.
• he frequency of the main PLL clock / main CR PLL clock
becomes 10 MHz when the PLL multiplication rate is 2.5.
• he frequency of the main PLL clock / main CR PLL clock
becomes 12 MHz when the PLL multiplication rate is 3.
• he frequency of the main PLL clock / main CR PLL clock
becomes 16 MHz when the PLL multiplication rate is 4.
Selectable subclock source
❐
Suboscillation clock (32.768 kHz)
❐
External clock (32.768 kHz)
❐
Sub-CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 150 kHz)
I
2
C bus interface
1 channel
Built-in wake-up function
External interrupt
8 channels
■
■
Interrupt by edge detection (rising edge, falling edge, and both
edges can be selected)
Can be used to wake up the device from different low power
consumption (standby) modes
Clock
■
8/10-bit A/D converter
4 channels
8-bit or 10-bit resolution can be selected.
LCD controller (LCDC)
■
■
■
■
■
LCD output can be selected from 52 SEG
4 COM or 48 SEG
8 COM.
Internal divider resistor whose resistance value can be selected
from 10 k or 100 k through software
Interrupt in sync with the LCD module frame frequency
Blinking function
Inverted display function
Low power consumption (standby) modes
There are four standby modes as follows:
■
■
■
■
Stop mode
Sleep mode
Watch mode
Time-base timer mode
■
Timer
■
■
■
■
■
■
■
In standby mode, two further options can be selected: normal
standby mode and deep standby mode.
8/16-bit composite timer
2 channels
8/16-bit PPG
2 channels
16-bit reload timer
1 channel
Event counter
1 channel
Time-base timer
1 channel
Watch counter
1 channel
Watch prescaler
1 channel
Full duplex double buffer
•
I/O port
■
MB95F613H/F614H/F616H (no. of I/O ports: 40)
❐
General-purpose I/O ports (CMOS I/O): 39
❐
General-purpose I/O ports (N-ch open drain): 1
MB95F613K/F614K/F616K (no. of I/O ports: 41)
❐
General-purpose I/O ports (CMOS I/O): 39
❐
General-purpose I/O ports (N-ch open drain): 2
1-wire serial control
Serial writing supported (asynchronous mode)
•
San Jose
,
CA 95134-1709
•
408-943-2600
Revised August 14, 2017
■
On-chip debug
■
■
UART/SIO
2 channels
■
Cypress Semiconductor Corporation
Document Number: 002-04698 Rev. *B
198 Champion Court
PRELIMINARY
MB95610H Series
Hardware/software watchdog timer
■
■
Clock supervisor counter
Built-in clock supervisor counter
Built-in hardware watchdog timer
Built-in software watchdog timer
Dual operation Flash memory
The program/erase operation and the read operation can be
executed in different banks (upper bank/lower bank) simultane-
ously.
Power-on reset
A power-on reset is generated when the power is switched on.
Low-voltage detection (LVD) reset circuit (only
available on MB95F613K/F614K/F616K)
Built-in low-voltage detection function (The combination of
detection voltage and release voltage can be selected from four
options.)
Flash memory security function
Protects the content of the Flash memory.
Document Number: 002-04698 Rev. *B
Page 2 of 110
PRELIMINARY
MB95610H Series
Contents
Product Line-up ................................................................ 5
Packages and Corresponding Products ........................ 8
Differences Among Products and Notes
On Product Selection ....................................................... 8
Pin Assignment ................................................................ 9
Pin Functions .................................................................. 10
I/O Circuit Type ............................................................... 14
Handling Precautions ..................................................... 18
Precautions for Product Design ................................. 18
Precautions for Package Mounting ........................... 19
Precautions for Use Environment .............................. 21
Notes on Device Handling ......................................... 22
Pin Connection .......................................................... 22
Block Diagram ........................................................... 24
CPU Core .................................................................. 25
Memory Space .......................................................... 26
Areas for Specific Applications .................................. 28
I/O Map ...................................................................... 29
I/O Ports .................................................................... 34
Port 0 ......................................................................... 34
Port 0 configuration ................................................... 34
Block diagrams of port 0 ............................................ 35
Port 0 registers .......................................................... 38
Port 0 operations ....................................................... 38
Port 1 ......................................................................... 40
Port 1 configuration ................................................... 40
Block diagrams of port 1 ............................................ 40
Port 1 registers .......................................................... 44
Port 1 operations ....................................................... 45
Port 2 ......................................................................... 46
Port 2 configuration ................................................... 46
Block diagrams of port 2 ............................................ 46
Port 2 registers .......................................................... 49
Port 2 operations ....................................................... 50
Port 3 ......................................................................... 51
Port 3 configuration ................................................... 51
Block diagrams of port 3 ............................................ 51
Port 3 registers .......................................................... 54
Port 3 operations ....................................................... 54
Port 5 ......................................................................... 57
Port 5 configuration ................................................... 57
Block diagrams of port 5 ............................................ 57
Port 5 registers .......................................................... 59
Port 5 operations ....................................................... 59
Port 9 ......................................................................... 61
Port 9 configuration ................................................... 61
Block diagrams of port 9 ............................................ 61
Port 9 registers .......................................................... 62
Port 9 operations ....................................................... 63
Port F ......................................................................... 64
Port F configuration ................................................... 64
Block diagrams of port F ........................................... 64
Port F registers .......................................................... 66
Port F operations ....................................................... 67
Port G ........................................................................ 68
Port G configuration .................................................. 68
Block diagram of port G ............................................. 68
Port G registers ......................................................... 69
Port G operations ...................................................... 69
Interrupt Source Table ................................................... 70
Pin States in Each Mode ................................................ 71
Electrical Characteristics ............................................... 76
Absolute Maximum Ratings ....................................... 76
Recommended Operating Conditions ....................... 78
DC Characteristics .................................................... 79
AC Characteristics ..................................................... 83
Clock Timing .............................................................. 83
Source Clock/Machine Clock .................................... 89
External Reset ........................................................... 91
Power-on Reset ......................................................... 92
Peripheral Input Timing ............................................. 92
Low-voltage Detection ............................................... 93
I2C Bus Interface Timing ........................................... 95
UART/SIO, Serial I/O Timing ..................................... 99
A/D Converter .......................................................... 101
A/D Converter Electrical Characteristics ................. 101
Notes on Using A/D Converter ................................ 102
Definitions of A/D Converter Terms ......................... 104
Flash Memory Program/Erase Characteristics ........ 106
MASK Options .............................................................. 107
Ordering Information .................................................... 108
Package Dimension ...................................................... 109
Major Changes ...............................................................110
Document Number: 002-04698 Rev. *B
Page 3 of 110
PRELIMINARY
MB95610H Series
1. Product Line-up
Part number
MB95F613H
Parameter
Type
Flash memory product
Clock
It supervises the main clock oscillation and the subclock oscillation.
supervisor counter
Flash memory
capacity
RAM capacity
Power-on reset
Low-voltage
detection reset
Reset input
•
•
•
•
•
•
No
With dedicated reset input
Number of basic instructions
Instruction bit length
Instruction length
Data bit length
Minimum instruction execution time
Interrupt processing time
: 40
: 39
: 1
12 Kbyte
512 bytes
20 Kbyte
1024 bytes
36 Kbyte
1024 bytes
Yes
Yes
Selected through software
: 136
: 8 bits
: 1 to 3 bytes
: 1, 8 and 16 bits
: 61.5 ns (machine clock frequency = 16.25 MHz)
: 0.6 µs (machine clock frequency = 16.25 MHz)
• I/O port
• CMOS I/O
• N-ch open drain
: 41
: 39
: 2
12 Kbyte
512 bytes
20 Kbyte
1024 bytes
36 Kbyte
1024 bytes
MB95F614H
MB95F616H
MB95F613K
MB95F614K
MB95F616K
CPU functions
General-purpose
I/O
Time-base timer
• I/O port
• CMOS I/O
• N-ch open drain
Interval time: 0.256 ms to 8.3 s (external clock frequency = 4 MHz)
• Reset generation cycle
Hardware/
Main oscillation clock at 10 MHz: 105 ms (Min)
software watchdog
• The sub-CR clock can be used as the source clock of the software watchdog timer.
timer
Wild register
8/10-bit
A/D converter
It can be used to replace 3 bytes of data.
4 channels
8-bit or 10-bit resolution can be selected.
2 channels
8/16-bit
composite timer
•
•
•
•
The timer can be configured as an “8-bit timer × 2 channels” or a “16-bit timer × 1 channel”.
It has the following functions: interval timer function, PWC function, PWM function and input capture function.
Count clock: it can be selected from internal clocks (seven types) and external clocks.
It can output square wave.
8 channels
External interrupt
• Interrupt by edge detection (The rising edge, falling edge, and both edges can be selected.)
• It can be used to wake up the device from different standby modes.
• 1-wire serial control
• It supports serial writing (asynchronous mode).
On-chip debug
(Continued)
Document Number: 002-04698 Rev. *B
Page 4 of 110
PRELIMINARY
MB95610H Series
Part number
MB95F613H
Parameter
2 channels
• Data transfer with UART/SIO is enabled.
• It has a full duplex double buffer, variable data length (5/6/7/8 bits), an internal baud rate generator and an error
detection function.
• It uses the NRZ type transfer format.
• LSB-first data transfer and MSB-first data transfer are available to use.
• Both clock asynchronous (UART) serial data transfer and clock synchronous (SIO) serial data transfer are enabled.
1 channel
I C bus
interface
2
MB95F614H
MB95F616H
MB95F613K
MB95F614K
MB95F616K
UART/SIO
• Master/slave transmission and receiving
• It has the following functions: bus error function, arbitration function, transmission direction detection function,
wake-up function, and functions of generating and detecting repeated START conditions.
2 channels
• Each channel can be used as an “8-bit timer
2 channels” or a “16-bit timer
1 channel”.
• The counter operating clock can be selected from eight clock sources.
1 channel
•
•
•
•
Two clock modes and two counter operating modes are available to use.
It can output square wave.
Count clock: it can be selected from internal clocks (seven types) and external clocks.
Two counter operating modes: reload mode and one-shot mode
8/16-bit PPG
16-bit reload timer
Event counter
By configuring the 16-bit reload timer and 8/16-bit composite timer ch. 1, the event count function can be
implemented. When the event counter function is used, the 16-bit reload timer and 8/16-bit composite timer ch. 1
become unavailable.
• COM output: 4 or 8 (max) (selectable)
• SEG output: 48 or 52 (max) (selectable)
- If the number of COM outputs is 4, the maximum number of SEG outputs is 52, and the maximum number of
pixels that can be displayed 208 (4
52).
- If the number of COM outputs is 8, the maximum number of SEG outputs is 48, and the maximum number of
pixels that can be displayed 384 (8
48).
•
•
•
•
•
•
Duty LCD mode
LCD standby mode
Blinking function
Internal divider resistor whose resistance value can be selected from 10 k or 100 k through software
Interrupt in sync with the LCD module frame frequency
Inverted display function
LCDC controller
(LCDC)
Watch counter
Watch prescaler
• Count clock: four selectable clock sources (125 ms, 250 ms, 500 ms or 1 s)
• The counter value can be selected from 0 to 63. (The watch counter can count for one minute when the clock
source is one second and the counter value is set to 60.)
Eight different time intervals can be selected.
(Continued)
Document Number: 002-04698 Rev. *B
Page 5 of 110
京公网安备 11010802033920号
EEWORLD
