34-NWB60H-NB0 datasheet, PDF - EEWORLD Datasheet

34-NWB60H-NB0: DescriptionSingle Color LED, Blue, Water Clear Diffused,; CategoryLED optoelectronic/LED photoelectric; File Size126KB，2 Pages; ManufacturerDDP Engineered LED Solutions; Environmental Compliance

Download Datasheet Parametric View All

34-NWB60H-NB0 Overview

Single Color LED, Blue, Water Clear Diffused,

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	DDP Engineered LED Solutions
Reach Compliance Code	unknown
color	BLUE
Configuration	SINGLE
Maximum forward current	0.008 A
Lens type	WATER CLEAR DIFFUSED
Nominal luminous intensity	600.0 mcd
Installation features	RADIAL MOUNT
Number of functions	1
Number of terminals	2
Maximum operating temperature	80 °C
Minimum operating temperature	-20 °C
Optoelectronic device types	SINGLE COLOR LED
total height	21.95 mm
method of packing	BULK
peak wavelength	465 nm
shape	ROUND
surface mount	NO
Terminal pitch	2.9 mm
perspective	45 deg
Base Number Matches	1

Tektronix's small modules allow you to quickly transform into a power expert. Inquire now and enjoy spring gifts!: [align=left][b][font=微软雅黑][size=4]As an embedded design engineer, are you still having a headache dealing with complex power measurement issues? [/size][/font][/b][/align][align=left][font=微软雅黑][size=...; 橙色凯 Integrated technical exchanges

I need guidance on the creation of circle_limit_table in RevPark_Circle_Limitation in ST FOC2.0: First of all, Ud and Uq coming out of the current loop may cause the voltage vector to over-modulate. To prevent this from happening, ST provides a calculation method with clear physical meaning, whic...; 江苏大学 Motor Drive Control（Motor Control）

How to read the timing diagram--Detailed explanation of nand flash read operation: This article is not about the physical structure of nand flash and some basic knowledge about nand flash. You need to at least understand the physical structure of nand flash and some operations such ...; 灞波儿奔 Microcontroller MCU

FPGA Experiment (VI) SignalTap II parameter setting and waveform generation: [postbg]3.jpg[/postbg][font=黑体][size=4]The logic analyzer SignalTap II is embedded in the FPGA hardware system. Today I will show you a few examples and share how to correctly modify the SignalTap II ...; bqgup Innovation Lab

Hiring embedded software engineer: Headhunting position [Hangzhou] Job responsibilities: 1. Responsible for the software design and debugging of the company's embedded products; 2. Cooperate with hardware engineers to conduct system te...; ff318421749 Recruitment

Discussion on Broadband Access Authentication Platform: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i] Discussion on Broadband Access Authentication Platform...; JasonYoo Mobile and portable

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components